mbed library sources
Fork of mbed-src by
targets/cmsis/TARGET_STM/TARGET_DISCO_F051R8/stm32f0xx_dac.c@130:1dec54e4aec3, 2014-03-21 (annotated)
- Committer:
- mbed_official
- Date:
- Fri Mar 21 11:45:09 2014 +0000
- Revision:
- 130:1dec54e4aec3
Synchronized with git revision e5c9ff6781a4e277a5a454e5a0b037f76e31739d
Full URL: https://github.com/mbedmicro/mbed/commit/e5c9ff6781a4e277a5a454e5a0b037f76e31739d/
STM32F0-Discovery (STM32F051R8) initial port
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
mbed_official | 130:1dec54e4aec3 | 1 | /** |
mbed_official | 130:1dec54e4aec3 | 2 | ****************************************************************************** |
mbed_official | 130:1dec54e4aec3 | 3 | * @file stm32f0xx_dac.c |
mbed_official | 130:1dec54e4aec3 | 4 | * @author MCD Application Team |
mbed_official | 130:1dec54e4aec3 | 5 | * @version V1.3.0 |
mbed_official | 130:1dec54e4aec3 | 6 | * @date 16-January-2014 |
mbed_official | 130:1dec54e4aec3 | 7 | * @brief This file provides firmware functions to manage the following |
mbed_official | 130:1dec54e4aec3 | 8 | * functionalities of the Digital-to-Analog Converter (DAC) peripheral |
mbed_official | 130:1dec54e4aec3 | 9 | * applicable only on STM32F051 and STM32F072 devices: |
mbed_official | 130:1dec54e4aec3 | 10 | * + DAC channel configuration: trigger, output buffer, data format |
mbed_official | 130:1dec54e4aec3 | 11 | * + DMA management |
mbed_official | 130:1dec54e4aec3 | 12 | * + Interrupts and flags management |
mbed_official | 130:1dec54e4aec3 | 13 | * |
mbed_official | 130:1dec54e4aec3 | 14 | * @verbatim |
mbed_official | 130:1dec54e4aec3 | 15 | * |
mbed_official | 130:1dec54e4aec3 | 16 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 17 | ##### DAC Peripheral features ##### |
mbed_official | 130:1dec54e4aec3 | 18 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 19 | [..] The device integrates two 12-bit Digital Analog Converters refered as |
mbed_official | 130:1dec54e4aec3 | 20 | DAC channel1 with DAC_OUT1 (PA4) and DAC_OUT2 (PA5) as outputs. |
mbed_official | 130:1dec54e4aec3 | 21 | |
mbed_official | 130:1dec54e4aec3 | 22 | [..] Digital to Analog conversion can be non-triggered using DAC_Trigger_None |
mbed_official | 130:1dec54e4aec3 | 23 | and DAC_OUTx is available once writing to DHRx register using |
mbed_official | 130:1dec54e4aec3 | 24 | DAC_SetChannel1Data() or DAC_SetChannel2Data() |
mbed_official | 130:1dec54e4aec3 | 25 | |
mbed_official | 130:1dec54e4aec3 | 26 | [..] Digital to Analog conversion can be triggered by: |
mbed_official | 130:1dec54e4aec3 | 27 | (#) External event: EXTI Line 9 (any GPIOx_Pin9) using DAC_Trigger_Ext_IT9. |
mbed_official | 130:1dec54e4aec3 | 28 | The used pin (GPIOx_Pin9) must be configured in input mode. |
mbed_official | 130:1dec54e4aec3 | 29 | |
mbed_official | 130:1dec54e4aec3 | 30 | (#) Timers TRGO: TIM2, TIM3,TIM7, TIM6 and TIM15 |
mbed_official | 130:1dec54e4aec3 | 31 | (DAC_Trigger_T2_TRGO, DAC_Trigger_T3_TRGO...) |
mbed_official | 130:1dec54e4aec3 | 32 | The timer TRGO event should be selected using TIM_SelectOutputTrigger() |
mbed_official | 130:1dec54e4aec3 | 33 | |
mbed_official | 130:1dec54e4aec3 | 34 | (#) Software using DAC_Trigger_Software |
mbed_official | 130:1dec54e4aec3 | 35 | |
mbed_official | 130:1dec54e4aec3 | 36 | [..] Each DAC integrates an output buffer that can be used to |
mbed_official | 130:1dec54e4aec3 | 37 | reduce the output impedance, and to drive external loads directly |
mbed_official | 130:1dec54e4aec3 | 38 | without having to add an external operational amplifier. |
mbed_official | 130:1dec54e4aec3 | 39 | To enable the output buffer use |
mbed_official | 130:1dec54e4aec3 | 40 | DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable; |
mbed_official | 130:1dec54e4aec3 | 41 | |
mbed_official | 130:1dec54e4aec3 | 42 | [..] Refer to the device datasheet for more details about output impedance |
mbed_official | 130:1dec54e4aec3 | 43 | value with and without output buffer. |
mbed_official | 130:1dec54e4aec3 | 44 | |
mbed_official | 130:1dec54e4aec3 | 45 | [..] DAC wave generation feature |
mbed_official | 130:1dec54e4aec3 | 46 | Both DAC channels can be used to generate |
mbed_official | 130:1dec54e4aec3 | 47 | 1- Noise wave using DAC_WaveGeneration_Noise |
mbed_official | 130:1dec54e4aec3 | 48 | 2- Triangle wave using DAC_WaveGeneration_Triangle |
mbed_official | 130:1dec54e4aec3 | 49 | |
mbed_official | 130:1dec54e4aec3 | 50 | [..] The DAC data format can be: |
mbed_official | 130:1dec54e4aec3 | 51 | (#) 8-bit right alignment using DAC_Align_8b_R |
mbed_official | 130:1dec54e4aec3 | 52 | (#) 12-bit left alignment using DAC_Align_12b_L |
mbed_official | 130:1dec54e4aec3 | 53 | (#) 12-bit right alignment using DAC_Align_12b_R |
mbed_official | 130:1dec54e4aec3 | 54 | |
mbed_official | 130:1dec54e4aec3 | 55 | [..] The analog output voltage on each DAC channel pin is determined |
mbed_official | 130:1dec54e4aec3 | 56 | by the following equation: DAC_OUTx = VREF+ * DOR / 4095 |
mbed_official | 130:1dec54e4aec3 | 57 | with DOR is the Data Output Register |
mbed_official | 130:1dec54e4aec3 | 58 | VEF+ is the input voltage reference (refer to the device datasheet) |
mbed_official | 130:1dec54e4aec3 | 59 | e.g. To set DAC_OUT1 to 0.7V, use |
mbed_official | 130:1dec54e4aec3 | 60 | DAC_SetChannel1Data(DAC_Align_12b_R, 868); |
mbed_official | 130:1dec54e4aec3 | 61 | Assuming that VREF+ = 3.3, DAC_OUT1 = (3.3 * 868) / 4095 = 0.7V |
mbed_official | 130:1dec54e4aec3 | 62 | |
mbed_official | 130:1dec54e4aec3 | 63 | [..] A DMA1 request can be generated when an external trigger (but not |
mbed_official | 130:1dec54e4aec3 | 64 | a software trigger) occurs if DMA1 requests are enabled using |
mbed_official | 130:1dec54e4aec3 | 65 | DAC_DMACmd() |
mbed_official | 130:1dec54e4aec3 | 66 | DMA1 requests are mapped as following: |
mbed_official | 130:1dec54e4aec3 | 67 | (+) DAC channel1 is mapped on DMA1 channel3 which must be already |
mbed_official | 130:1dec54e4aec3 | 68 | configured |
mbed_official | 130:1dec54e4aec3 | 69 | (+) DAC channel2 is mapped on DMA1 channel4 which must be already |
mbed_official | 130:1dec54e4aec3 | 70 | configured |
mbed_official | 130:1dec54e4aec3 | 71 | |
mbed_official | 130:1dec54e4aec3 | 72 | ##### How to use this driver ##### |
mbed_official | 130:1dec54e4aec3 | 73 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 74 | [..] |
mbed_official | 130:1dec54e4aec3 | 75 | (+) Enable DAC APB1 clock to get write access to DAC registers |
mbed_official | 130:1dec54e4aec3 | 76 | using RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE) |
mbed_official | 130:1dec54e4aec3 | 77 | |
mbed_official | 130:1dec54e4aec3 | 78 | (+) Configure DAC_OUTx (DAC_OUT1: PA4, DAC_OUT2: PA5) in analog mode |
mbed_official | 130:1dec54e4aec3 | 79 | using GPIO_Init() function |
mbed_official | 130:1dec54e4aec3 | 80 | |
mbed_official | 130:1dec54e4aec3 | 81 | (+) Configure the DAC channel using DAC_Init() |
mbed_official | 130:1dec54e4aec3 | 82 | |
mbed_official | 130:1dec54e4aec3 | 83 | (+) Enable the DAC channel using DAC_Cmd() |
mbed_official | 130:1dec54e4aec3 | 84 | |
mbed_official | 130:1dec54e4aec3 | 85 | @endverbatim |
mbed_official | 130:1dec54e4aec3 | 86 | * |
mbed_official | 130:1dec54e4aec3 | 87 | ****************************************************************************** |
mbed_official | 130:1dec54e4aec3 | 88 | * @attention |
mbed_official | 130:1dec54e4aec3 | 89 | * |
mbed_official | 130:1dec54e4aec3 | 90 | * <h2><center>© COPYRIGHT(c) 2014 STMicroelectronics</center></h2> |
mbed_official | 130:1dec54e4aec3 | 91 | * |
mbed_official | 130:1dec54e4aec3 | 92 | * Redistribution and use in source and binary forms, with or without modification, |
mbed_official | 130:1dec54e4aec3 | 93 | * are permitted provided that the following conditions are met: |
mbed_official | 130:1dec54e4aec3 | 94 | * 1. Redistributions of source code must retain the above copyright notice, |
mbed_official | 130:1dec54e4aec3 | 95 | * this list of conditions and the following disclaimer. |
mbed_official | 130:1dec54e4aec3 | 96 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
mbed_official | 130:1dec54e4aec3 | 97 | * this list of conditions and the following disclaimer in the documentation |
mbed_official | 130:1dec54e4aec3 | 98 | * and/or other materials provided with the distribution. |
mbed_official | 130:1dec54e4aec3 | 99 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
mbed_official | 130:1dec54e4aec3 | 100 | * may be used to endorse or promote products derived from this software |
mbed_official | 130:1dec54e4aec3 | 101 | * without specific prior written permission. |
mbed_official | 130:1dec54e4aec3 | 102 | * |
mbed_official | 130:1dec54e4aec3 | 103 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
mbed_official | 130:1dec54e4aec3 | 104 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
mbed_official | 130:1dec54e4aec3 | 105 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
mbed_official | 130:1dec54e4aec3 | 106 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
mbed_official | 130:1dec54e4aec3 | 107 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
mbed_official | 130:1dec54e4aec3 | 108 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
mbed_official | 130:1dec54e4aec3 | 109 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
mbed_official | 130:1dec54e4aec3 | 110 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
mbed_official | 130:1dec54e4aec3 | 111 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
mbed_official | 130:1dec54e4aec3 | 112 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
mbed_official | 130:1dec54e4aec3 | 113 | * |
mbed_official | 130:1dec54e4aec3 | 114 | ****************************************************************************** |
mbed_official | 130:1dec54e4aec3 | 115 | */ |
mbed_official | 130:1dec54e4aec3 | 116 | |
mbed_official | 130:1dec54e4aec3 | 117 | /* Includes ------------------------------------------------------------------*/ |
mbed_official | 130:1dec54e4aec3 | 118 | #include "stm32f0xx_dac.h" |
mbed_official | 130:1dec54e4aec3 | 119 | |
mbed_official | 130:1dec54e4aec3 | 120 | /** @addtogroup STM32F0xx_StdPeriph_Driver |
mbed_official | 130:1dec54e4aec3 | 121 | * @{ |
mbed_official | 130:1dec54e4aec3 | 122 | */ |
mbed_official | 130:1dec54e4aec3 | 123 | |
mbed_official | 130:1dec54e4aec3 | 124 | /** @defgroup DAC |
mbed_official | 130:1dec54e4aec3 | 125 | * @brief DAC driver modules |
mbed_official | 130:1dec54e4aec3 | 126 | * @{ |
mbed_official | 130:1dec54e4aec3 | 127 | */ |
mbed_official | 130:1dec54e4aec3 | 128 | |
mbed_official | 130:1dec54e4aec3 | 129 | /* Private typedef -----------------------------------------------------------*/ |
mbed_official | 130:1dec54e4aec3 | 130 | /* Private define ------------------------------------------------------------*/ |
mbed_official | 130:1dec54e4aec3 | 131 | /* CR register Mask */ |
mbed_official | 130:1dec54e4aec3 | 132 | #define CR_CLEAR_MASK ((uint32_t)0x00000FFE) /* check the value of the mask */ |
mbed_official | 130:1dec54e4aec3 | 133 | |
mbed_official | 130:1dec54e4aec3 | 134 | /* DAC Dual Channels SWTRIG masks */ |
mbed_official | 130:1dec54e4aec3 | 135 | #define DUAL_SWTRIG_SET ((uint32_t)0x00000003) /*!< Only applicable for STM32F072 devices */ |
mbed_official | 130:1dec54e4aec3 | 136 | #define DUAL_SWTRIG_RESET ((uint32_t)0xFFFFFFFC) /*!< Only applicable for STM32F072 devices */ |
mbed_official | 130:1dec54e4aec3 | 137 | |
mbed_official | 130:1dec54e4aec3 | 138 | /* DHR registers offsets */ |
mbed_official | 130:1dec54e4aec3 | 139 | #define DHR12R1_OFFSET ((uint32_t)0x00000008) |
mbed_official | 130:1dec54e4aec3 | 140 | #define DHR12R2_OFFSET ((uint32_t)0x00000014) /*!< Only applicable for STM32F072 devices */ |
mbed_official | 130:1dec54e4aec3 | 141 | #define DHR12RD_OFFSET ((uint32_t)0x00000020) /*!< Only applicable for STM32F072 devices */ |
mbed_official | 130:1dec54e4aec3 | 142 | |
mbed_official | 130:1dec54e4aec3 | 143 | /* DOR register offset */ |
mbed_official | 130:1dec54e4aec3 | 144 | #define DOR_OFFSET ((uint32_t)0x0000002C) |
mbed_official | 130:1dec54e4aec3 | 145 | |
mbed_official | 130:1dec54e4aec3 | 146 | /* Private macro -------------------------------------------------------------*/ |
mbed_official | 130:1dec54e4aec3 | 147 | /* Private variables ---------------------------------------------------------*/ |
mbed_official | 130:1dec54e4aec3 | 148 | /* Private function prototypes -----------------------------------------------*/ |
mbed_official | 130:1dec54e4aec3 | 149 | /* Private functions ---------------------------------------------------------*/ |
mbed_official | 130:1dec54e4aec3 | 150 | |
mbed_official | 130:1dec54e4aec3 | 151 | /** @defgroup DAC_Private_Functions |
mbed_official | 130:1dec54e4aec3 | 152 | * @{ |
mbed_official | 130:1dec54e4aec3 | 153 | */ |
mbed_official | 130:1dec54e4aec3 | 154 | |
mbed_official | 130:1dec54e4aec3 | 155 | /** @defgroup DAC_Group1 DAC channels configuration |
mbed_official | 130:1dec54e4aec3 | 156 | * @brief DAC channels configuration: trigger, output buffer, data format |
mbed_official | 130:1dec54e4aec3 | 157 | * |
mbed_official | 130:1dec54e4aec3 | 158 | @verbatim |
mbed_official | 130:1dec54e4aec3 | 159 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 160 | ##### DAC channels configuration: trigger, output buffer, data format ##### |
mbed_official | 130:1dec54e4aec3 | 161 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 162 | |
mbed_official | 130:1dec54e4aec3 | 163 | @endverbatim |
mbed_official | 130:1dec54e4aec3 | 164 | * @{ |
mbed_official | 130:1dec54e4aec3 | 165 | */ |
mbed_official | 130:1dec54e4aec3 | 166 | |
mbed_official | 130:1dec54e4aec3 | 167 | /** |
mbed_official | 130:1dec54e4aec3 | 168 | * @brief Deinitializes the DAC peripheral registers to their default reset values. |
mbed_official | 130:1dec54e4aec3 | 169 | * @param None |
mbed_official | 130:1dec54e4aec3 | 170 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 171 | */ |
mbed_official | 130:1dec54e4aec3 | 172 | void DAC_DeInit(void) |
mbed_official | 130:1dec54e4aec3 | 173 | { |
mbed_official | 130:1dec54e4aec3 | 174 | /* Enable DAC reset state */ |
mbed_official | 130:1dec54e4aec3 | 175 | RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE); |
mbed_official | 130:1dec54e4aec3 | 176 | /* Release DAC from reset state */ |
mbed_official | 130:1dec54e4aec3 | 177 | RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE); |
mbed_official | 130:1dec54e4aec3 | 178 | } |
mbed_official | 130:1dec54e4aec3 | 179 | |
mbed_official | 130:1dec54e4aec3 | 180 | /** |
mbed_official | 130:1dec54e4aec3 | 181 | * @brief Initializes the DAC peripheral according to the specified parameters |
mbed_official | 130:1dec54e4aec3 | 182 | * in the DAC_InitStruct. |
mbed_official | 130:1dec54e4aec3 | 183 | * @param DAC_Channel: the selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 184 | * This parameter can be: |
mbed_official | 130:1dec54e4aec3 | 185 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 186 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 187 | * @param DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains |
mbed_official | 130:1dec54e4aec3 | 188 | * the configuration information for the specified DAC channel. |
mbed_official | 130:1dec54e4aec3 | 189 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 190 | */ |
mbed_official | 130:1dec54e4aec3 | 191 | void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct) |
mbed_official | 130:1dec54e4aec3 | 192 | { |
mbed_official | 130:1dec54e4aec3 | 193 | uint32_t tmpreg1 = 0, tmpreg2 = 0; |
mbed_official | 130:1dec54e4aec3 | 194 | |
mbed_official | 130:1dec54e4aec3 | 195 | /* Check the DAC parameters */ |
mbed_official | 130:1dec54e4aec3 | 196 | assert_param(IS_DAC_TRIGGER(DAC_InitStruct->DAC_Trigger)); |
mbed_official | 130:1dec54e4aec3 | 197 | assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration)); |
mbed_official | 130:1dec54e4aec3 | 198 | assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude)); |
mbed_official | 130:1dec54e4aec3 | 199 | assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer)); |
mbed_official | 130:1dec54e4aec3 | 200 | |
mbed_official | 130:1dec54e4aec3 | 201 | /*---------------------------- DAC CR Configuration --------------------------*/ |
mbed_official | 130:1dec54e4aec3 | 202 | /* Get the DAC CR value */ |
mbed_official | 130:1dec54e4aec3 | 203 | tmpreg1 = DAC->CR; |
mbed_official | 130:1dec54e4aec3 | 204 | /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */ |
mbed_official | 130:1dec54e4aec3 | 205 | tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel); |
mbed_official | 130:1dec54e4aec3 | 206 | /* Configure for the selected DAC channel: buffer output, trigger, |
mbed_official | 130:1dec54e4aec3 | 207 | wave generation, mask/amplitude for wave generation */ |
mbed_official | 130:1dec54e4aec3 | 208 | /* Set TSELx and TENx bits according to DAC_Trigger value */ |
mbed_official | 130:1dec54e4aec3 | 209 | /* Set WAVEx bits according to DAC_WaveGeneration value */ |
mbed_official | 130:1dec54e4aec3 | 210 | /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ |
mbed_official | 130:1dec54e4aec3 | 211 | /* Set BOFFx bit according to DAC_OutputBuffer value */ |
mbed_official | 130:1dec54e4aec3 | 212 | tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration | |
mbed_official | 130:1dec54e4aec3 | 213 | DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \ |
mbed_official | 130:1dec54e4aec3 | 214 | DAC_InitStruct->DAC_OutputBuffer); |
mbed_official | 130:1dec54e4aec3 | 215 | /* Calculate CR register value depending on DAC_Channel */ |
mbed_official | 130:1dec54e4aec3 | 216 | tmpreg1 |= tmpreg2 << DAC_Channel; |
mbed_official | 130:1dec54e4aec3 | 217 | /* Write to DAC CR */ |
mbed_official | 130:1dec54e4aec3 | 218 | DAC->CR = tmpreg1; |
mbed_official | 130:1dec54e4aec3 | 219 | } |
mbed_official | 130:1dec54e4aec3 | 220 | |
mbed_official | 130:1dec54e4aec3 | 221 | /** |
mbed_official | 130:1dec54e4aec3 | 222 | * @brief Fills each DAC_InitStruct member with its default value. |
mbed_official | 130:1dec54e4aec3 | 223 | * @param DAC_InitStruct: pointer to a DAC_InitTypeDef structure which will |
mbed_official | 130:1dec54e4aec3 | 224 | * be initialized. |
mbed_official | 130:1dec54e4aec3 | 225 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 226 | */ |
mbed_official | 130:1dec54e4aec3 | 227 | void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct) |
mbed_official | 130:1dec54e4aec3 | 228 | { |
mbed_official | 130:1dec54e4aec3 | 229 | /*--------------- Reset DAC init structure parameters values -----------------*/ |
mbed_official | 130:1dec54e4aec3 | 230 | /* Initialize the DAC_Trigger member */ |
mbed_official | 130:1dec54e4aec3 | 231 | DAC_InitStruct->DAC_Trigger = DAC_Trigger_None; |
mbed_official | 130:1dec54e4aec3 | 232 | |
mbed_official | 130:1dec54e4aec3 | 233 | /* Initialize the DAC_WaveGeneration member */ |
mbed_official | 130:1dec54e4aec3 | 234 | DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None; |
mbed_official | 130:1dec54e4aec3 | 235 | |
mbed_official | 130:1dec54e4aec3 | 236 | /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */ |
mbed_official | 130:1dec54e4aec3 | 237 | DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0; |
mbed_official | 130:1dec54e4aec3 | 238 | |
mbed_official | 130:1dec54e4aec3 | 239 | /* Initialize the DAC_OutputBuffer member */ |
mbed_official | 130:1dec54e4aec3 | 240 | DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable; |
mbed_official | 130:1dec54e4aec3 | 241 | } |
mbed_official | 130:1dec54e4aec3 | 242 | |
mbed_official | 130:1dec54e4aec3 | 243 | /** |
mbed_official | 130:1dec54e4aec3 | 244 | * @brief Enables or disables the specified DAC channel. |
mbed_official | 130:1dec54e4aec3 | 245 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 246 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 247 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 248 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 249 | * @param NewState: new state of the DAC channel. |
mbed_official | 130:1dec54e4aec3 | 250 | * This parameter can be: ENABLE or DISABLE. |
mbed_official | 130:1dec54e4aec3 | 251 | * @note When the DAC channel is enabled the trigger source can no more be modified. |
mbed_official | 130:1dec54e4aec3 | 252 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 253 | */ |
mbed_official | 130:1dec54e4aec3 | 254 | void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState) |
mbed_official | 130:1dec54e4aec3 | 255 | { |
mbed_official | 130:1dec54e4aec3 | 256 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 257 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 258 | assert_param(IS_FUNCTIONAL_STATE(NewState)); |
mbed_official | 130:1dec54e4aec3 | 259 | |
mbed_official | 130:1dec54e4aec3 | 260 | if (NewState != DISABLE) |
mbed_official | 130:1dec54e4aec3 | 261 | { |
mbed_official | 130:1dec54e4aec3 | 262 | /* Enable the selected DAC channel */ |
mbed_official | 130:1dec54e4aec3 | 263 | DAC->CR |= (DAC_CR_EN1 << DAC_Channel); |
mbed_official | 130:1dec54e4aec3 | 264 | } |
mbed_official | 130:1dec54e4aec3 | 265 | else |
mbed_official | 130:1dec54e4aec3 | 266 | { |
mbed_official | 130:1dec54e4aec3 | 267 | /* Disable the selected DAC channel */ |
mbed_official | 130:1dec54e4aec3 | 268 | DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 269 | } |
mbed_official | 130:1dec54e4aec3 | 270 | } |
mbed_official | 130:1dec54e4aec3 | 271 | |
mbed_official | 130:1dec54e4aec3 | 272 | /** |
mbed_official | 130:1dec54e4aec3 | 273 | * @brief Enables or disables the selected DAC channel software trigger. |
mbed_official | 130:1dec54e4aec3 | 274 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 275 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 276 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 277 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 278 | * @param NewState: new state of the selected DAC channel software trigger. |
mbed_official | 130:1dec54e4aec3 | 279 | * This parameter can be: ENABLE or DISABLE. |
mbed_official | 130:1dec54e4aec3 | 280 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 281 | */ |
mbed_official | 130:1dec54e4aec3 | 282 | void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState) |
mbed_official | 130:1dec54e4aec3 | 283 | { |
mbed_official | 130:1dec54e4aec3 | 284 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 285 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 286 | assert_param(IS_FUNCTIONAL_STATE(NewState)); |
mbed_official | 130:1dec54e4aec3 | 287 | |
mbed_official | 130:1dec54e4aec3 | 288 | if (NewState != DISABLE) |
mbed_official | 130:1dec54e4aec3 | 289 | { |
mbed_official | 130:1dec54e4aec3 | 290 | /* Enable software trigger for the selected DAC channel */ |
mbed_official | 130:1dec54e4aec3 | 291 | DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4); |
mbed_official | 130:1dec54e4aec3 | 292 | } |
mbed_official | 130:1dec54e4aec3 | 293 | else |
mbed_official | 130:1dec54e4aec3 | 294 | { |
mbed_official | 130:1dec54e4aec3 | 295 | /* Disable software trigger for the selected DAC channel */ |
mbed_official | 130:1dec54e4aec3 | 296 | DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4)); |
mbed_official | 130:1dec54e4aec3 | 297 | } |
mbed_official | 130:1dec54e4aec3 | 298 | } |
mbed_official | 130:1dec54e4aec3 | 299 | |
mbed_official | 130:1dec54e4aec3 | 300 | /** |
mbed_official | 130:1dec54e4aec3 | 301 | * @brief Enables or disables simultaneously the two DAC channels software triggers. |
mbed_official | 130:1dec54e4aec3 | 302 | * This function is applicable only for STM32F072 devices. |
mbed_official | 130:1dec54e4aec3 | 303 | * @param NewState: new state of the DAC channels software triggers. |
mbed_official | 130:1dec54e4aec3 | 304 | * This parameter can be: ENABLE or DISABLE. |
mbed_official | 130:1dec54e4aec3 | 305 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 306 | */ |
mbed_official | 130:1dec54e4aec3 | 307 | void DAC_DualSoftwareTriggerCmd(FunctionalState NewState) |
mbed_official | 130:1dec54e4aec3 | 308 | { |
mbed_official | 130:1dec54e4aec3 | 309 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 310 | assert_param(IS_FUNCTIONAL_STATE(NewState)); |
mbed_official | 130:1dec54e4aec3 | 311 | |
mbed_official | 130:1dec54e4aec3 | 312 | if (NewState != DISABLE) |
mbed_official | 130:1dec54e4aec3 | 313 | { |
mbed_official | 130:1dec54e4aec3 | 314 | /* Enable software trigger for both DAC channels */ |
mbed_official | 130:1dec54e4aec3 | 315 | DAC->SWTRIGR |= DUAL_SWTRIG_SET; |
mbed_official | 130:1dec54e4aec3 | 316 | } |
mbed_official | 130:1dec54e4aec3 | 317 | else |
mbed_official | 130:1dec54e4aec3 | 318 | { |
mbed_official | 130:1dec54e4aec3 | 319 | /* Disable software trigger for both DAC channels */ |
mbed_official | 130:1dec54e4aec3 | 320 | DAC->SWTRIGR &= DUAL_SWTRIG_RESET; |
mbed_official | 130:1dec54e4aec3 | 321 | } |
mbed_official | 130:1dec54e4aec3 | 322 | } |
mbed_official | 130:1dec54e4aec3 | 323 | |
mbed_official | 130:1dec54e4aec3 | 324 | /** |
mbed_official | 130:1dec54e4aec3 | 325 | * @brief Enables or disables the selected DAC channel wave generation. |
mbed_official | 130:1dec54e4aec3 | 326 | * This function is applicable only for STM32F072 devices. |
mbed_official | 130:1dec54e4aec3 | 327 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 328 | * This parameter can be: |
mbed_official | 130:1dec54e4aec3 | 329 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 330 | * @arg DAC_Channel_2: DAC Channel2 selected |
mbed_official | 130:1dec54e4aec3 | 331 | * @param DAC_Wave: specifies the wave type to enable or disable. |
mbed_official | 130:1dec54e4aec3 | 332 | * This parameter can be: |
mbed_official | 130:1dec54e4aec3 | 333 | * @arg DAC_Wave_Noise: noise wave generation |
mbed_official | 130:1dec54e4aec3 | 334 | * @arg DAC_Wave_Triangle: triangle wave generation |
mbed_official | 130:1dec54e4aec3 | 335 | * @param NewState: new state of the selected DAC channel wave generation. |
mbed_official | 130:1dec54e4aec3 | 336 | * This parameter can be: ENABLE or DISABLE. |
mbed_official | 130:1dec54e4aec3 | 337 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 338 | */ |
mbed_official | 130:1dec54e4aec3 | 339 | void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState) |
mbed_official | 130:1dec54e4aec3 | 340 | { |
mbed_official | 130:1dec54e4aec3 | 341 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 342 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 343 | assert_param(IS_DAC_WAVE(DAC_Wave)); |
mbed_official | 130:1dec54e4aec3 | 344 | assert_param(IS_FUNCTIONAL_STATE(NewState)); |
mbed_official | 130:1dec54e4aec3 | 345 | |
mbed_official | 130:1dec54e4aec3 | 346 | if (NewState != DISABLE) |
mbed_official | 130:1dec54e4aec3 | 347 | { |
mbed_official | 130:1dec54e4aec3 | 348 | /* Enable the selected wave generation for the selected DAC channel */ |
mbed_official | 130:1dec54e4aec3 | 349 | DAC->CR |= DAC_Wave << DAC_Channel; |
mbed_official | 130:1dec54e4aec3 | 350 | } |
mbed_official | 130:1dec54e4aec3 | 351 | else |
mbed_official | 130:1dec54e4aec3 | 352 | { |
mbed_official | 130:1dec54e4aec3 | 353 | /* Disable the selected wave generation for the selected DAC channel */ |
mbed_official | 130:1dec54e4aec3 | 354 | DAC->CR &= ~(DAC_Wave << DAC_Channel); |
mbed_official | 130:1dec54e4aec3 | 355 | } |
mbed_official | 130:1dec54e4aec3 | 356 | } |
mbed_official | 130:1dec54e4aec3 | 357 | |
mbed_official | 130:1dec54e4aec3 | 358 | /** |
mbed_official | 130:1dec54e4aec3 | 359 | * @brief Set the specified data holding register value for DAC channel1. |
mbed_official | 130:1dec54e4aec3 | 360 | * @param DAC_Align: Specifies the data alignment for DAC channel1. |
mbed_official | 130:1dec54e4aec3 | 361 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 362 | * @arg DAC_Align_8b_R: 8bit right data alignment selected |
mbed_official | 130:1dec54e4aec3 | 363 | * @arg DAC_Align_12b_L: 12bit left data alignment selected |
mbed_official | 130:1dec54e4aec3 | 364 | * @arg DAC_Align_12b_R: 12bit right data alignment selected |
mbed_official | 130:1dec54e4aec3 | 365 | * @param Data: Data to be loaded in the selected data holding register. |
mbed_official | 130:1dec54e4aec3 | 366 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 367 | */ |
mbed_official | 130:1dec54e4aec3 | 368 | void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data) |
mbed_official | 130:1dec54e4aec3 | 369 | { |
mbed_official | 130:1dec54e4aec3 | 370 | __IO uint32_t tmp = 0; |
mbed_official | 130:1dec54e4aec3 | 371 | |
mbed_official | 130:1dec54e4aec3 | 372 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 373 | assert_param(IS_DAC_ALIGN(DAC_Align)); |
mbed_official | 130:1dec54e4aec3 | 374 | assert_param(IS_DAC_DATA(Data)); |
mbed_official | 130:1dec54e4aec3 | 375 | |
mbed_official | 130:1dec54e4aec3 | 376 | tmp = (uint32_t)DAC_BASE; |
mbed_official | 130:1dec54e4aec3 | 377 | tmp += DHR12R1_OFFSET + DAC_Align; |
mbed_official | 130:1dec54e4aec3 | 378 | |
mbed_official | 130:1dec54e4aec3 | 379 | /* Set the DAC channel1 selected data holding register */ |
mbed_official | 130:1dec54e4aec3 | 380 | *(__IO uint32_t *) tmp = Data; |
mbed_official | 130:1dec54e4aec3 | 381 | } |
mbed_official | 130:1dec54e4aec3 | 382 | |
mbed_official | 130:1dec54e4aec3 | 383 | /** |
mbed_official | 130:1dec54e4aec3 | 384 | * @brief Sets the specified data holding register value for DAC channel2. |
mbed_official | 130:1dec54e4aec3 | 385 | * This function is applicable only for STM32F072 devices. |
mbed_official | 130:1dec54e4aec3 | 386 | * @param DAC_Align: Specifies the data alignment for DAC channel2. |
mbed_official | 130:1dec54e4aec3 | 387 | * This parameter can be: |
mbed_official | 130:1dec54e4aec3 | 388 | * @arg DAC_Align_8b_R: 8bit right data alignment selected |
mbed_official | 130:1dec54e4aec3 | 389 | * @arg DAC_Align_12b_L: 12bit left data alignment selected |
mbed_official | 130:1dec54e4aec3 | 390 | * @arg DAC_Align_12b_R: 12bit right data alignment selected |
mbed_official | 130:1dec54e4aec3 | 391 | * @param Data: Data to be loaded in the selected data holding register. |
mbed_official | 130:1dec54e4aec3 | 392 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 393 | */ |
mbed_official | 130:1dec54e4aec3 | 394 | void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data) |
mbed_official | 130:1dec54e4aec3 | 395 | { |
mbed_official | 130:1dec54e4aec3 | 396 | __IO uint32_t tmp = 0; |
mbed_official | 130:1dec54e4aec3 | 397 | |
mbed_official | 130:1dec54e4aec3 | 398 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 399 | assert_param(IS_DAC_ALIGN(DAC_Align)); |
mbed_official | 130:1dec54e4aec3 | 400 | assert_param(IS_DAC_DATA(Data)); |
mbed_official | 130:1dec54e4aec3 | 401 | |
mbed_official | 130:1dec54e4aec3 | 402 | tmp = (uint32_t)DAC_BASE; |
mbed_official | 130:1dec54e4aec3 | 403 | tmp += DHR12R2_OFFSET + DAC_Align; |
mbed_official | 130:1dec54e4aec3 | 404 | |
mbed_official | 130:1dec54e4aec3 | 405 | /* Set the DAC channel2 selected data holding register */ |
mbed_official | 130:1dec54e4aec3 | 406 | *(__IO uint32_t *)tmp = Data; |
mbed_official | 130:1dec54e4aec3 | 407 | } |
mbed_official | 130:1dec54e4aec3 | 408 | |
mbed_official | 130:1dec54e4aec3 | 409 | /** |
mbed_official | 130:1dec54e4aec3 | 410 | * @brief Sets the specified data holding register value for dual channel DAC. |
mbed_official | 130:1dec54e4aec3 | 411 | * This function is applicable only for STM32F072 devices. |
mbed_official | 130:1dec54e4aec3 | 412 | * @param DAC_Align: Specifies the data alignment for dual channel DAC. |
mbed_official | 130:1dec54e4aec3 | 413 | * This parameter can be: |
mbed_official | 130:1dec54e4aec3 | 414 | * @arg DAC_Align_8b_R: 8bit right data alignment selected |
mbed_official | 130:1dec54e4aec3 | 415 | * @arg DAC_Align_12b_L: 12bit left data alignment selected |
mbed_official | 130:1dec54e4aec3 | 416 | * @arg DAC_Align_12b_R: 12bit right data alignment selected |
mbed_official | 130:1dec54e4aec3 | 417 | * @param Data2: Data for DAC Channel2 to be loaded in the selected data holding register. |
mbed_official | 130:1dec54e4aec3 | 418 | * @param Data1: Data for DAC Channel1 to be loaded in the selected data holding register. |
mbed_official | 130:1dec54e4aec3 | 419 | * @note In dual mode, a unique register access is required to write in both |
mbed_official | 130:1dec54e4aec3 | 420 | * DAC channels at the same time. |
mbed_official | 130:1dec54e4aec3 | 421 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 422 | */ |
mbed_official | 130:1dec54e4aec3 | 423 | void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1) |
mbed_official | 130:1dec54e4aec3 | 424 | { |
mbed_official | 130:1dec54e4aec3 | 425 | uint32_t data = 0, tmp = 0; |
mbed_official | 130:1dec54e4aec3 | 426 | |
mbed_official | 130:1dec54e4aec3 | 427 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 428 | assert_param(IS_DAC_ALIGN(DAC_Align)); |
mbed_official | 130:1dec54e4aec3 | 429 | assert_param(IS_DAC_DATA(Data1)); |
mbed_official | 130:1dec54e4aec3 | 430 | assert_param(IS_DAC_DATA(Data2)); |
mbed_official | 130:1dec54e4aec3 | 431 | |
mbed_official | 130:1dec54e4aec3 | 432 | /* Calculate and set dual DAC data holding register value */ |
mbed_official | 130:1dec54e4aec3 | 433 | if (DAC_Align == DAC_Align_8b_R) |
mbed_official | 130:1dec54e4aec3 | 434 | { |
mbed_official | 130:1dec54e4aec3 | 435 | data = ((uint32_t)Data2 << 8) | Data1; |
mbed_official | 130:1dec54e4aec3 | 436 | } |
mbed_official | 130:1dec54e4aec3 | 437 | else |
mbed_official | 130:1dec54e4aec3 | 438 | { |
mbed_official | 130:1dec54e4aec3 | 439 | data = ((uint32_t)Data2 << 16) | Data1; |
mbed_official | 130:1dec54e4aec3 | 440 | } |
mbed_official | 130:1dec54e4aec3 | 441 | |
mbed_official | 130:1dec54e4aec3 | 442 | tmp = (uint32_t)DAC_BASE; |
mbed_official | 130:1dec54e4aec3 | 443 | tmp += DHR12RD_OFFSET + DAC_Align; |
mbed_official | 130:1dec54e4aec3 | 444 | |
mbed_official | 130:1dec54e4aec3 | 445 | /* Set the dual DAC selected data holding register */ |
mbed_official | 130:1dec54e4aec3 | 446 | *(__IO uint32_t *)tmp = data; |
mbed_official | 130:1dec54e4aec3 | 447 | } |
mbed_official | 130:1dec54e4aec3 | 448 | |
mbed_official | 130:1dec54e4aec3 | 449 | /** |
mbed_official | 130:1dec54e4aec3 | 450 | * @brief Returns the last data output value of the selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 451 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 452 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 453 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 454 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 455 | * @retval The selected DAC channel data output value. |
mbed_official | 130:1dec54e4aec3 | 456 | */ |
mbed_official | 130:1dec54e4aec3 | 457 | uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel) |
mbed_official | 130:1dec54e4aec3 | 458 | { |
mbed_official | 130:1dec54e4aec3 | 459 | __IO uint32_t tmp = 0; |
mbed_official | 130:1dec54e4aec3 | 460 | |
mbed_official | 130:1dec54e4aec3 | 461 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 462 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 463 | |
mbed_official | 130:1dec54e4aec3 | 464 | tmp = (uint32_t) DAC_BASE ; |
mbed_official | 130:1dec54e4aec3 | 465 | tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2); |
mbed_official | 130:1dec54e4aec3 | 466 | |
mbed_official | 130:1dec54e4aec3 | 467 | /* Returns the DAC channel data output register value */ |
mbed_official | 130:1dec54e4aec3 | 468 | return (uint16_t) (*(__IO uint32_t*) tmp); |
mbed_official | 130:1dec54e4aec3 | 469 | } |
mbed_official | 130:1dec54e4aec3 | 470 | |
mbed_official | 130:1dec54e4aec3 | 471 | /** |
mbed_official | 130:1dec54e4aec3 | 472 | * @} |
mbed_official | 130:1dec54e4aec3 | 473 | */ |
mbed_official | 130:1dec54e4aec3 | 474 | |
mbed_official | 130:1dec54e4aec3 | 475 | /** @defgroup DAC_Group2 DMA management functions |
mbed_official | 130:1dec54e4aec3 | 476 | * @brief DMA management functions |
mbed_official | 130:1dec54e4aec3 | 477 | * |
mbed_official | 130:1dec54e4aec3 | 478 | @verbatim |
mbed_official | 130:1dec54e4aec3 | 479 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 480 | ##### DMA management functions ##### |
mbed_official | 130:1dec54e4aec3 | 481 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 482 | |
mbed_official | 130:1dec54e4aec3 | 483 | @endverbatim |
mbed_official | 130:1dec54e4aec3 | 484 | * @{ |
mbed_official | 130:1dec54e4aec3 | 485 | */ |
mbed_official | 130:1dec54e4aec3 | 486 | |
mbed_official | 130:1dec54e4aec3 | 487 | /** |
mbed_official | 130:1dec54e4aec3 | 488 | * @brief Enables or disables the specified DAC channel DMA request. |
mbed_official | 130:1dec54e4aec3 | 489 | * When enabled DMA1 is generated when an external trigger (EXTI Line9, |
mbed_official | 130:1dec54e4aec3 | 490 | * TIM2, TIM3, TIM6 or TIM15 but not a software trigger) occurs |
mbed_official | 130:1dec54e4aec3 | 491 | * @param DAC_Channel: the selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 492 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 493 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 494 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 495 | * @param NewState: new state of the selected DAC channel DMA request. |
mbed_official | 130:1dec54e4aec3 | 496 | * This parameter can be: ENABLE or DISABLE. |
mbed_official | 130:1dec54e4aec3 | 497 | * @note The DAC channel1 is mapped on DMA1 channel3 which must be already configured. |
mbed_official | 130:1dec54e4aec3 | 498 | * @note The DAC channel2 is mapped on DMA1 channel4 which must be already configured. |
mbed_official | 130:1dec54e4aec3 | 499 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 500 | */ |
mbed_official | 130:1dec54e4aec3 | 501 | void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState) |
mbed_official | 130:1dec54e4aec3 | 502 | { |
mbed_official | 130:1dec54e4aec3 | 503 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 504 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 505 | assert_param(IS_FUNCTIONAL_STATE(NewState)); |
mbed_official | 130:1dec54e4aec3 | 506 | |
mbed_official | 130:1dec54e4aec3 | 507 | if (NewState != DISABLE) |
mbed_official | 130:1dec54e4aec3 | 508 | { |
mbed_official | 130:1dec54e4aec3 | 509 | /* Enable the selected DAC channel DMA request */ |
mbed_official | 130:1dec54e4aec3 | 510 | DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel); |
mbed_official | 130:1dec54e4aec3 | 511 | } |
mbed_official | 130:1dec54e4aec3 | 512 | else |
mbed_official | 130:1dec54e4aec3 | 513 | { |
mbed_official | 130:1dec54e4aec3 | 514 | /* Disable the selected DAC channel DMA request */ |
mbed_official | 130:1dec54e4aec3 | 515 | DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 516 | } |
mbed_official | 130:1dec54e4aec3 | 517 | } |
mbed_official | 130:1dec54e4aec3 | 518 | |
mbed_official | 130:1dec54e4aec3 | 519 | /** |
mbed_official | 130:1dec54e4aec3 | 520 | * @} |
mbed_official | 130:1dec54e4aec3 | 521 | */ |
mbed_official | 130:1dec54e4aec3 | 522 | |
mbed_official | 130:1dec54e4aec3 | 523 | /** @defgroup DAC_Group3 Interrupts and flags management functions |
mbed_official | 130:1dec54e4aec3 | 524 | * @brief Interrupts and flags management functions |
mbed_official | 130:1dec54e4aec3 | 525 | * |
mbed_official | 130:1dec54e4aec3 | 526 | @verbatim |
mbed_official | 130:1dec54e4aec3 | 527 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 528 | ##### Interrupts and flags management functions ##### |
mbed_official | 130:1dec54e4aec3 | 529 | =============================================================================== |
mbed_official | 130:1dec54e4aec3 | 530 | |
mbed_official | 130:1dec54e4aec3 | 531 | @endverbatim |
mbed_official | 130:1dec54e4aec3 | 532 | * @{ |
mbed_official | 130:1dec54e4aec3 | 533 | */ |
mbed_official | 130:1dec54e4aec3 | 534 | |
mbed_official | 130:1dec54e4aec3 | 535 | /** |
mbed_official | 130:1dec54e4aec3 | 536 | * @brief Enables or disables the specified DAC interrupts. |
mbed_official | 130:1dec54e4aec3 | 537 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 538 | * This parameter can be: |
mbed_official | 130:1dec54e4aec3 | 539 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 540 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 541 | * @param DAC_IT: specifies the DAC interrupt sources to be enabled or disabled. |
mbed_official | 130:1dec54e4aec3 | 542 | * This parameter can be the following values: |
mbed_official | 130:1dec54e4aec3 | 543 | * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask |
mbed_official | 130:1dec54e4aec3 | 544 | * @note The DMA underrun occurs when a second external trigger arrives before the |
mbed_official | 130:1dec54e4aec3 | 545 | * acknowledgement for the first external trigger is received (first request). |
mbed_official | 130:1dec54e4aec3 | 546 | * @param NewState: new state of the specified DAC interrupts. |
mbed_official | 130:1dec54e4aec3 | 547 | * This parameter can be: ENABLE or DISABLE. |
mbed_official | 130:1dec54e4aec3 | 548 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 549 | */ |
mbed_official | 130:1dec54e4aec3 | 550 | void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState) |
mbed_official | 130:1dec54e4aec3 | 551 | { |
mbed_official | 130:1dec54e4aec3 | 552 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 553 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 554 | assert_param(IS_FUNCTIONAL_STATE(NewState)); |
mbed_official | 130:1dec54e4aec3 | 555 | assert_param(IS_DAC_IT(DAC_IT)); |
mbed_official | 130:1dec54e4aec3 | 556 | |
mbed_official | 130:1dec54e4aec3 | 557 | if (NewState != DISABLE) |
mbed_official | 130:1dec54e4aec3 | 558 | { |
mbed_official | 130:1dec54e4aec3 | 559 | /* Enable the selected DAC interrupts */ |
mbed_official | 130:1dec54e4aec3 | 560 | DAC->CR |= (DAC_IT << DAC_Channel); |
mbed_official | 130:1dec54e4aec3 | 561 | } |
mbed_official | 130:1dec54e4aec3 | 562 | else |
mbed_official | 130:1dec54e4aec3 | 563 | { |
mbed_official | 130:1dec54e4aec3 | 564 | /* Disable the selected DAC interrupts */ |
mbed_official | 130:1dec54e4aec3 | 565 | DAC->CR &= (~(uint32_t)(DAC_IT << DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 566 | } |
mbed_official | 130:1dec54e4aec3 | 567 | } |
mbed_official | 130:1dec54e4aec3 | 568 | |
mbed_official | 130:1dec54e4aec3 | 569 | /** |
mbed_official | 130:1dec54e4aec3 | 570 | * @brief Checks whether the specified DAC flag is set or not. |
mbed_official | 130:1dec54e4aec3 | 571 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 572 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 573 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 574 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 575 | * @param DAC_FLAG: specifies the flag to check. |
mbed_official | 130:1dec54e4aec3 | 576 | * This parameter can be only of the following value: |
mbed_official | 130:1dec54e4aec3 | 577 | * @arg DAC_FLAG_DMAUDR: DMA underrun flag |
mbed_official | 130:1dec54e4aec3 | 578 | * @note The DMA underrun occurs when a second external trigger arrives before the |
mbed_official | 130:1dec54e4aec3 | 579 | * acknowledgement for the first external trigger is received (first request). |
mbed_official | 130:1dec54e4aec3 | 580 | * @retval The new state of DAC_FLAG (SET or RESET). |
mbed_official | 130:1dec54e4aec3 | 581 | */ |
mbed_official | 130:1dec54e4aec3 | 582 | FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG) |
mbed_official | 130:1dec54e4aec3 | 583 | { |
mbed_official | 130:1dec54e4aec3 | 584 | FlagStatus bitstatus = RESET; |
mbed_official | 130:1dec54e4aec3 | 585 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 586 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 587 | assert_param(IS_DAC_FLAG(DAC_FLAG)); |
mbed_official | 130:1dec54e4aec3 | 588 | |
mbed_official | 130:1dec54e4aec3 | 589 | /* Check the status of the specified DAC flag */ |
mbed_official | 130:1dec54e4aec3 | 590 | if ((DAC->SR & (DAC_FLAG << DAC_Channel)) != (uint8_t)RESET) |
mbed_official | 130:1dec54e4aec3 | 591 | { |
mbed_official | 130:1dec54e4aec3 | 592 | /* DAC_FLAG is set */ |
mbed_official | 130:1dec54e4aec3 | 593 | bitstatus = SET; |
mbed_official | 130:1dec54e4aec3 | 594 | } |
mbed_official | 130:1dec54e4aec3 | 595 | else |
mbed_official | 130:1dec54e4aec3 | 596 | { |
mbed_official | 130:1dec54e4aec3 | 597 | /* DAC_FLAG is reset */ |
mbed_official | 130:1dec54e4aec3 | 598 | bitstatus = RESET; |
mbed_official | 130:1dec54e4aec3 | 599 | } |
mbed_official | 130:1dec54e4aec3 | 600 | /* Return the DAC_FLAG status */ |
mbed_official | 130:1dec54e4aec3 | 601 | return bitstatus; |
mbed_official | 130:1dec54e4aec3 | 602 | } |
mbed_official | 130:1dec54e4aec3 | 603 | |
mbed_official | 130:1dec54e4aec3 | 604 | /** |
mbed_official | 130:1dec54e4aec3 | 605 | * @brief Clears the DAC channel's pending flags. |
mbed_official | 130:1dec54e4aec3 | 606 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 607 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 608 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 609 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 610 | * @param DAC_FLAG: specifies the flag to clear. |
mbed_official | 130:1dec54e4aec3 | 611 | * This parameter can be of the following value: |
mbed_official | 130:1dec54e4aec3 | 612 | * @arg DAC_FLAG_DMAUDR: DMA underrun flag |
mbed_official | 130:1dec54e4aec3 | 613 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 614 | */ |
mbed_official | 130:1dec54e4aec3 | 615 | void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG) |
mbed_official | 130:1dec54e4aec3 | 616 | { |
mbed_official | 130:1dec54e4aec3 | 617 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 618 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 619 | assert_param(IS_DAC_FLAG(DAC_FLAG)); |
mbed_official | 130:1dec54e4aec3 | 620 | |
mbed_official | 130:1dec54e4aec3 | 621 | /* Clear the selected DAC flags */ |
mbed_official | 130:1dec54e4aec3 | 622 | DAC->SR = (DAC_FLAG << DAC_Channel); |
mbed_official | 130:1dec54e4aec3 | 623 | } |
mbed_official | 130:1dec54e4aec3 | 624 | |
mbed_official | 130:1dec54e4aec3 | 625 | /** |
mbed_official | 130:1dec54e4aec3 | 626 | * @brief Checks whether the specified DAC interrupt has occurred or not. |
mbed_official | 130:1dec54e4aec3 | 627 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 628 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 629 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 630 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 631 | * @param DAC_IT: specifies the DAC interrupt source to check. |
mbed_official | 130:1dec54e4aec3 | 632 | * This parameter can be the following values: |
mbed_official | 130:1dec54e4aec3 | 633 | * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask |
mbed_official | 130:1dec54e4aec3 | 634 | * @note The DMA underrun occurs when a second external trigger arrives before the |
mbed_official | 130:1dec54e4aec3 | 635 | * acknowledgement for the first external trigger is received (first request). |
mbed_official | 130:1dec54e4aec3 | 636 | * @retval The new state of DAC_IT (SET or RESET). |
mbed_official | 130:1dec54e4aec3 | 637 | */ |
mbed_official | 130:1dec54e4aec3 | 638 | ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT) |
mbed_official | 130:1dec54e4aec3 | 639 | { |
mbed_official | 130:1dec54e4aec3 | 640 | ITStatus bitstatus = RESET; |
mbed_official | 130:1dec54e4aec3 | 641 | uint32_t enablestatus = 0; |
mbed_official | 130:1dec54e4aec3 | 642 | |
mbed_official | 130:1dec54e4aec3 | 643 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 644 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 645 | assert_param(IS_DAC_IT(DAC_IT)); |
mbed_official | 130:1dec54e4aec3 | 646 | |
mbed_official | 130:1dec54e4aec3 | 647 | /* Get the DAC_IT enable bit status */ |
mbed_official | 130:1dec54e4aec3 | 648 | enablestatus = (DAC->CR & (DAC_IT << DAC_Channel)) ; |
mbed_official | 130:1dec54e4aec3 | 649 | |
mbed_official | 130:1dec54e4aec3 | 650 | /* Check the status of the specified DAC interrupt */ |
mbed_official | 130:1dec54e4aec3 | 651 | if (((DAC->SR & (DAC_IT << DAC_Channel)) != (uint32_t)RESET) && enablestatus) |
mbed_official | 130:1dec54e4aec3 | 652 | { |
mbed_official | 130:1dec54e4aec3 | 653 | /* DAC_IT is set */ |
mbed_official | 130:1dec54e4aec3 | 654 | bitstatus = SET; |
mbed_official | 130:1dec54e4aec3 | 655 | } |
mbed_official | 130:1dec54e4aec3 | 656 | else |
mbed_official | 130:1dec54e4aec3 | 657 | { |
mbed_official | 130:1dec54e4aec3 | 658 | /* DAC_IT is reset */ |
mbed_official | 130:1dec54e4aec3 | 659 | bitstatus = RESET; |
mbed_official | 130:1dec54e4aec3 | 660 | } |
mbed_official | 130:1dec54e4aec3 | 661 | /* Return the DAC_IT status */ |
mbed_official | 130:1dec54e4aec3 | 662 | return bitstatus; |
mbed_official | 130:1dec54e4aec3 | 663 | } |
mbed_official | 130:1dec54e4aec3 | 664 | |
mbed_official | 130:1dec54e4aec3 | 665 | /** |
mbed_official | 130:1dec54e4aec3 | 666 | * @brief Clears the DAC channel's interrupt pending bits. |
mbed_official | 130:1dec54e4aec3 | 667 | * @param DAC_Channel: The selected DAC channel. |
mbed_official | 130:1dec54e4aec3 | 668 | * This parameter can be one of the following values: |
mbed_official | 130:1dec54e4aec3 | 669 | * @arg DAC_Channel_1: DAC Channel1 selected |
mbed_official | 130:1dec54e4aec3 | 670 | * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices |
mbed_official | 130:1dec54e4aec3 | 671 | * @param DAC_IT: specifies the DAC interrupt pending bit to clear. |
mbed_official | 130:1dec54e4aec3 | 672 | * This parameter can be the following values: |
mbed_official | 130:1dec54e4aec3 | 673 | * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask |
mbed_official | 130:1dec54e4aec3 | 674 | * @retval None |
mbed_official | 130:1dec54e4aec3 | 675 | */ |
mbed_official | 130:1dec54e4aec3 | 676 | void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT) |
mbed_official | 130:1dec54e4aec3 | 677 | { |
mbed_official | 130:1dec54e4aec3 | 678 | /* Check the parameters */ |
mbed_official | 130:1dec54e4aec3 | 679 | assert_param(IS_DAC_CHANNEL(DAC_Channel)); |
mbed_official | 130:1dec54e4aec3 | 680 | assert_param(IS_DAC_IT(DAC_IT)); |
mbed_official | 130:1dec54e4aec3 | 681 | |
mbed_official | 130:1dec54e4aec3 | 682 | /* Clear the selected DAC interrupt pending bits */ |
mbed_official | 130:1dec54e4aec3 | 683 | DAC->SR = (DAC_IT << DAC_Channel); |
mbed_official | 130:1dec54e4aec3 | 684 | } |
mbed_official | 130:1dec54e4aec3 | 685 | |
mbed_official | 130:1dec54e4aec3 | 686 | /** |
mbed_official | 130:1dec54e4aec3 | 687 | * @} |
mbed_official | 130:1dec54e4aec3 | 688 | */ |
mbed_official | 130:1dec54e4aec3 | 689 | |
mbed_official | 130:1dec54e4aec3 | 690 | /** |
mbed_official | 130:1dec54e4aec3 | 691 | * @} |
mbed_official | 130:1dec54e4aec3 | 692 | */ |
mbed_official | 130:1dec54e4aec3 | 693 | |
mbed_official | 130:1dec54e4aec3 | 694 | /** |
mbed_official | 130:1dec54e4aec3 | 695 | * @} |
mbed_official | 130:1dec54e4aec3 | 696 | */ |
mbed_official | 130:1dec54e4aec3 | 697 | |
mbed_official | 130:1dec54e4aec3 | 698 | /** |
mbed_official | 130:1dec54e4aec3 | 699 | * @} |
mbed_official | 130:1dec54e4aec3 | 700 | */ |
mbed_official | 130:1dec54e4aec3 | 701 | |
mbed_official | 130:1dec54e4aec3 | 702 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |