mbed official
mbed library sources
Dependents: Encrypted my_mbed lklk CyaSSL_DTLS_Cellular ... more
Superseded
This library was superseded by mbed-dev - https://os.mbed.com/users/mbed_official/code/mbed-dev/.
Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.
If you are looking for a stable and tested release, please import one of the official mbed library releases:
Import librarymbed
The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.
Last commit 20 Feb 2019 by 
mbed official
targets/cmsis/TARGET_STM/TARGET_DISCO_F407VG/TOOLCHAIN_GCC_ARM/startup_stm32f407xx.s@262:85569914dbe0, 2014-07-21 (annotated)
- Committer:
- mbed_official
- Date:
- Mon Jul 21 08:45:07 2014 +0100
- Revision:
- 262:85569914dbe0
- Parent:
- 133:d4dda5c437f0
Synchronized with git revision f971aef91393bdb89fd26278bff585cc24ccc30a
Full URL: https://github.com/mbedmicro/mbed/commit/f971aef91393bdb89fd26278bff585cc24ccc30a/
[Nucleo, Discovery] Add default heap size( 1 KB) for Nucleo F401RE, DISCOVERY 407
Who changed what in which revision?
| User | Revision | Line number | New contents of line |
|---|---|---|---|
| mbed_official | 133:d4dda5c437f0 | 1 | /** |
| mbed_official | 133:d4dda5c437f0 | 2 | ****************************************************************************** |
| mbed_official | 133:d4dda5c437f0 | 3 | * @file startup_stm32f407xx.s |
| mbed_official | 133:d4dda5c437f0 | 4 | * @author MCD Application Team |
| mbed_official | 133:d4dda5c437f0 | 5 | * @version V2.0.0 |
| mbed_official | 133:d4dda5c437f0 | 6 | * @date 18-February-2014 |
| mbed_official | 133:d4dda5c437f0 | 7 | * @brief STM32F407xx Devices vector table for Atollic TrueSTUDIO toolchain. |
| mbed_official | 133:d4dda5c437f0 | 8 | * This module performs: |
| mbed_official | 133:d4dda5c437f0 | 9 | * - Set the initial SP |
| mbed_official | 133:d4dda5c437f0 | 10 | * - Set the initial PC == Reset_Handler, |
| mbed_official | 133:d4dda5c437f0 | 11 | * - Set the vector table entries with the exceptions ISR address |
| mbed_official | 133:d4dda5c437f0 | 12 | * - Branches to main in the C library (which eventually |
| mbed_official | 133:d4dda5c437f0 | 13 | * calls main()). |
| mbed_official | 133:d4dda5c437f0 | 14 | * After Reset the Cortex-M4 processor is in Thread mode, |
| mbed_official | 133:d4dda5c437f0 | 15 | * priority is Privileged, and the Stack is set to Main. |
| mbed_official | 133:d4dda5c437f0 | 16 | ****************************************************************************** |
| mbed_official | 133:d4dda5c437f0 | 17 | * @attention |
| mbed_official | 133:d4dda5c437f0 | 18 | * |
| mbed_official | 133:d4dda5c437f0 | 19 | * <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2> |
| mbed_official | 133:d4dda5c437f0 | 20 | * |
| mbed_official | 133:d4dda5c437f0 | 21 | * Redistribution and use in source and binary forms, with or without modification, |
| mbed_official | 133:d4dda5c437f0 | 22 | * are permitted provided that the following conditions are met: |
| mbed_official | 133:d4dda5c437f0 | 23 | * 1. Redistributions of source code must retain the above copyright notice, |
| mbed_official | 133:d4dda5c437f0 | 24 | * this list of conditions and the following disclaimer. |
| mbed_official | 133:d4dda5c437f0 | 25 | * 2. Redistributions in binary form must reproduce the above copyright notice, |
| mbed_official | 133:d4dda5c437f0 | 26 | * this list of conditions and the following disclaimer in the documentation |
| mbed_official | 133:d4dda5c437f0 | 27 | * and/or other materials provided with the distribution. |
| mbed_official | 133:d4dda5c437f0 | 28 | * 3. Neither the name of STMicroelectronics nor the names of its contributors |
| mbed_official | 133:d4dda5c437f0 | 29 | * may be used to endorse or promote products derived from this software |
| mbed_official | 133:d4dda5c437f0 | 30 | * without specific prior written permission. |
| mbed_official | 133:d4dda5c437f0 | 31 | * |
| mbed_official | 133:d4dda5c437f0 | 32 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| mbed_official | 133:d4dda5c437f0 | 33 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| mbed_official | 133:d4dda5c437f0 | 34 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| mbed_official | 133:d4dda5c437f0 | 35 | * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
| mbed_official | 133:d4dda5c437f0 | 36 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| mbed_official | 133:d4dda5c437f0 | 37 | * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
| mbed_official | 133:d4dda5c437f0 | 38 | * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
| mbed_official | 133:d4dda5c437f0 | 39 | * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
| mbed_official | 133:d4dda5c437f0 | 40 | * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| mbed_official | 133:d4dda5c437f0 | 41 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| mbed_official | 133:d4dda5c437f0 | 42 | * |
| mbed_official | 133:d4dda5c437f0 | 43 | ****************************************************************************** |
| mbed_official | 133:d4dda5c437f0 | 44 | */ |
| mbed_official | 133:d4dda5c437f0 | 45 | |
| mbed_official | 133:d4dda5c437f0 | 46 | .syntax unified |
| mbed_official | 133:d4dda5c437f0 | 47 | .cpu cortex-m4 |
| mbed_official | 133:d4dda5c437f0 | 48 | .fpu softvfp |
| mbed_official | 133:d4dda5c437f0 | 49 | .thumb |
| mbed_official | 133:d4dda5c437f0 | 50 | |
| mbed_official | 133:d4dda5c437f0 | 51 | .global g_pfnVectors |
| mbed_official | 133:d4dda5c437f0 | 52 | .global Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 53 | |
| mbed_official | 133:d4dda5c437f0 | 54 | /* start address for the initialization values of the .data section. |
| mbed_official | 133:d4dda5c437f0 | 55 | defined in linker script */ |
| mbed_official | 133:d4dda5c437f0 | 56 | .word _sidata |
| mbed_official | 133:d4dda5c437f0 | 57 | /* start address for the .data section. defined in linker script */ |
| mbed_official | 133:d4dda5c437f0 | 58 | .word _sdata |
| mbed_official | 133:d4dda5c437f0 | 59 | /* end address for the .data section. defined in linker script */ |
| mbed_official | 133:d4dda5c437f0 | 60 | .word _edata |
| mbed_official | 133:d4dda5c437f0 | 61 | /* start address for the .bss section. defined in linker script */ |
| mbed_official | 133:d4dda5c437f0 | 62 | .word _sbss |
| mbed_official | 133:d4dda5c437f0 | 63 | /* end address for the .bss section. defined in linker script */ |
| mbed_official | 133:d4dda5c437f0 | 64 | .word _ebss |
| mbed_official | 133:d4dda5c437f0 | 65 | /* stack used for SystemInit_ExtMemCtl; always internal RAM used */ |
| mbed_official | 133:d4dda5c437f0 | 66 | |
| mbed_official | 133:d4dda5c437f0 | 67 | /** |
| mbed_official | 133:d4dda5c437f0 | 68 | * @brief This is the code that gets called when the processor first |
| mbed_official | 133:d4dda5c437f0 | 69 | * starts execution following a reset event. Only the absolutely |
| mbed_official | 133:d4dda5c437f0 | 70 | * necessary set is performed, after which the application |
| mbed_official | 133:d4dda5c437f0 | 71 | * supplied main() routine is called. |
| mbed_official | 133:d4dda5c437f0 | 72 | * @param None |
| mbed_official | 133:d4dda5c437f0 | 73 | * @retval : None |
| mbed_official | 133:d4dda5c437f0 | 74 | */ |
| mbed_official | 262:85569914dbe0 | 75 | .section .stack |
| mbed_official | 262:85569914dbe0 | 76 | .align 3 |
| mbed_official | 262:85569914dbe0 | 77 | #ifdef __STACK_SIZE |
| mbed_official | 262:85569914dbe0 | 78 | .equ Stack_Size, __STACK_SIZE |
| mbed_official | 262:85569914dbe0 | 79 | #else |
| mbed_official | 262:85569914dbe0 | 80 | .equ Stack_Size, 0xc00 |
| mbed_official | 262:85569914dbe0 | 81 | #endif |
| mbed_official | 262:85569914dbe0 | 82 | .globl __StackTop |
| mbed_official | 262:85569914dbe0 | 83 | .globl __StackLimit |
| mbed_official | 262:85569914dbe0 | 84 | __StackLimit: |
| mbed_official | 262:85569914dbe0 | 85 | .space Stack_Size |
| mbed_official | 262:85569914dbe0 | 86 | .size __StackLimit, . - __StackLimit |
| mbed_official | 262:85569914dbe0 | 87 | __StackTop: |
| mbed_official | 262:85569914dbe0 | 88 | .size __StackTop, . - __StackTop |
| mbed_official | 262:85569914dbe0 | 89 | |
| mbed_official | 262:85569914dbe0 | 90 | .section .heap |
| mbed_official | 262:85569914dbe0 | 91 | .align 3 |
| mbed_official | 262:85569914dbe0 | 92 | #ifdef __HEAP_SIZE |
| mbed_official | 262:85569914dbe0 | 93 | .equ Heap_Size, __HEAP_SIZE |
| mbed_official | 262:85569914dbe0 | 94 | #else |
| mbed_official | 262:85569914dbe0 | 95 | .equ Heap_Size, 0x400 |
| mbed_official | 262:85569914dbe0 | 96 | #endif |
| mbed_official | 262:85569914dbe0 | 97 | .globl __HeapBase |
| mbed_official | 262:85569914dbe0 | 98 | .globl __HeapLimit |
| mbed_official | 262:85569914dbe0 | 99 | __HeapBase: |
| mbed_official | 262:85569914dbe0 | 100 | .if Heap_Size |
| mbed_official | 262:85569914dbe0 | 101 | .space Heap_Size |
| mbed_official | 262:85569914dbe0 | 102 | .endif |
| mbed_official | 262:85569914dbe0 | 103 | .size __HeapBase, . - __HeapBase |
| mbed_official | 262:85569914dbe0 | 104 | __HeapLimit: |
| mbed_official | 262:85569914dbe0 | 105 | .size __HeapLimit, . - __HeapLimit |
| mbed_official | 262:85569914dbe0 | 106 | |
| mbed_official | 262:85569914dbe0 | 107 | |
| mbed_official | 262:85569914dbe0 | 108 | |
| mbed_official | 262:85569914dbe0 | 109 | |
| mbed_official | 133:d4dda5c437f0 | 110 | |
| mbed_official | 133:d4dda5c437f0 | 111 | .section .text.Reset_Handler |
| mbed_official | 133:d4dda5c437f0 | 112 | .weak Reset_Handler |
| mbed_official | 133:d4dda5c437f0 | 113 | .type Reset_Handler, %function |
| mbed_official | 133:d4dda5c437f0 | 114 | Reset_Handler: |
| mbed_official | 133:d4dda5c437f0 | 115 | ldr sp, =_estack /* set stack pointer */ |
| mbed_official | 133:d4dda5c437f0 | 116 | |
| mbed_official | 133:d4dda5c437f0 | 117 | /* Copy the data segment initializers from flash to SRAM */ |
| mbed_official | 133:d4dda5c437f0 | 118 | movs r1, #0 |
| mbed_official | 133:d4dda5c437f0 | 119 | b LoopCopyDataInit |
| mbed_official | 133:d4dda5c437f0 | 120 | |
| mbed_official | 133:d4dda5c437f0 | 121 | CopyDataInit: |
| mbed_official | 133:d4dda5c437f0 | 122 | ldr r3, =_sidata |
| mbed_official | 133:d4dda5c437f0 | 123 | ldr r3, [r3, r1] |
| mbed_official | 133:d4dda5c437f0 | 124 | str r3, [r0, r1] |
| mbed_official | 133:d4dda5c437f0 | 125 | adds r1, r1, #4 |
| mbed_official | 133:d4dda5c437f0 | 126 | |
| mbed_official | 133:d4dda5c437f0 | 127 | LoopCopyDataInit: |
| mbed_official | 133:d4dda5c437f0 | 128 | ldr r0, =_sdata |
| mbed_official | 133:d4dda5c437f0 | 129 | ldr r3, =_edata |
| mbed_official | 133:d4dda5c437f0 | 130 | adds r2, r0, r1 |
| mbed_official | 133:d4dda5c437f0 | 131 | cmp r2, r3 |
| mbed_official | 133:d4dda5c437f0 | 132 | bcc CopyDataInit |
| mbed_official | 133:d4dda5c437f0 | 133 | ldr r2, =_sbss |
| mbed_official | 133:d4dda5c437f0 | 134 | b LoopFillZerobss |
| mbed_official | 133:d4dda5c437f0 | 135 | /* Zero fill the bss segment. */ |
| mbed_official | 133:d4dda5c437f0 | 136 | FillZerobss: |
| mbed_official | 133:d4dda5c437f0 | 137 | movs r3, #0 |
| mbed_official | 133:d4dda5c437f0 | 138 | str r3, [r2], #4 |
| mbed_official | 133:d4dda5c437f0 | 139 | |
| mbed_official | 133:d4dda5c437f0 | 140 | LoopFillZerobss: |
| mbed_official | 133:d4dda5c437f0 | 141 | ldr r3, = _ebss |
| mbed_official | 133:d4dda5c437f0 | 142 | cmp r2, r3 |
| mbed_official | 133:d4dda5c437f0 | 143 | bcc FillZerobss |
| mbed_official | 133:d4dda5c437f0 | 144 | |
| mbed_official | 133:d4dda5c437f0 | 145 | /* Call the clock system intitialization function.*/ |
| mbed_official | 133:d4dda5c437f0 | 146 | bl SystemInit |
| mbed_official | 133:d4dda5c437f0 | 147 | /* Call static constructors */ |
| mbed_official | 133:d4dda5c437f0 | 148 | /* bl __libc_init_array */ |
| mbed_official | 133:d4dda5c437f0 | 149 | /* Call the application's entry point.*/ |
| mbed_official | 133:d4dda5c437f0 | 150 | bl _start |
| mbed_official | 133:d4dda5c437f0 | 151 | /* bx lr */ /* no return */ |
| mbed_official | 133:d4dda5c437f0 | 152 | .size Reset_Handler, .-Reset_Handler |
| mbed_official | 133:d4dda5c437f0 | 153 | |
| mbed_official | 133:d4dda5c437f0 | 154 | /** |
| mbed_official | 133:d4dda5c437f0 | 155 | * @brief This is the code that gets called when the processor receives an |
| mbed_official | 133:d4dda5c437f0 | 156 | * unexpected interrupt. This simply enters an infinite loop, preserving |
| mbed_official | 133:d4dda5c437f0 | 157 | * the system state for examination by a debugger. |
| mbed_official | 133:d4dda5c437f0 | 158 | * @param None |
| mbed_official | 133:d4dda5c437f0 | 159 | * @retval None |
| mbed_official | 133:d4dda5c437f0 | 160 | */ |
| mbed_official | 133:d4dda5c437f0 | 161 | .section .text.Default_Handler,"ax",%progbits |
| mbed_official | 133:d4dda5c437f0 | 162 | Default_Handler: |
| mbed_official | 133:d4dda5c437f0 | 163 | Infinite_Loop: |
| mbed_official | 133:d4dda5c437f0 | 164 | b Infinite_Loop |
| mbed_official | 133:d4dda5c437f0 | 165 | .size Default_Handler, .-Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 166 | /****************************************************************************** |
| mbed_official | 133:d4dda5c437f0 | 167 | * |
| mbed_official | 133:d4dda5c437f0 | 168 | * The minimal vector table for a Cortex M3. Note that the proper constructs |
| mbed_official | 133:d4dda5c437f0 | 169 | * must be placed on this to ensure that it ends up at physical address |
| mbed_official | 133:d4dda5c437f0 | 170 | * 0x0000.0000. |
| mbed_official | 133:d4dda5c437f0 | 171 | * |
| mbed_official | 133:d4dda5c437f0 | 172 | *******************************************************************************/ |
| mbed_official | 133:d4dda5c437f0 | 173 | .section .isr_vector,"a",%progbits |
| mbed_official | 133:d4dda5c437f0 | 174 | .type g_pfnVectors, %object |
| mbed_official | 133:d4dda5c437f0 | 175 | .size g_pfnVectors, .-g_pfnVectors |
| mbed_official | 133:d4dda5c437f0 | 176 | |
| mbed_official | 133:d4dda5c437f0 | 177 | |
| mbed_official | 133:d4dda5c437f0 | 178 | g_pfnVectors: |
| mbed_official | 133:d4dda5c437f0 | 179 | .word _estack |
| mbed_official | 133:d4dda5c437f0 | 180 | .word Reset_Handler |
| mbed_official | 133:d4dda5c437f0 | 181 | .word NMI_Handler |
| mbed_official | 133:d4dda5c437f0 | 182 | .word HardFault_Handler |
| mbed_official | 133:d4dda5c437f0 | 183 | .word MemManage_Handler |
| mbed_official | 133:d4dda5c437f0 | 184 | .word BusFault_Handler |
| mbed_official | 133:d4dda5c437f0 | 185 | .word UsageFault_Handler |
| mbed_official | 133:d4dda5c437f0 | 186 | .word 0 |
| mbed_official | 133:d4dda5c437f0 | 187 | .word 0 |
| mbed_official | 133:d4dda5c437f0 | 188 | .word 0 |
| mbed_official | 133:d4dda5c437f0 | 189 | .word 0 |
| mbed_official | 133:d4dda5c437f0 | 190 | .word SVC_Handler |
| mbed_official | 133:d4dda5c437f0 | 191 | .word DebugMon_Handler |
| mbed_official | 133:d4dda5c437f0 | 192 | .word 0 |
| mbed_official | 133:d4dda5c437f0 | 193 | .word PendSV_Handler |
| mbed_official | 133:d4dda5c437f0 | 194 | .word SysTick_Handler |
| mbed_official | 133:d4dda5c437f0 | 195 | |
| mbed_official | 133:d4dda5c437f0 | 196 | /* External Interrupts */ |
| mbed_official | 133:d4dda5c437f0 | 197 | .word WWDG_IRQHandler /* Window WatchDog */ |
| mbed_official | 133:d4dda5c437f0 | 198 | .word PVD_IRQHandler /* PVD through EXTI Line detection */ |
| mbed_official | 133:d4dda5c437f0 | 199 | .word TAMP_STAMP_IRQHandler /* Tamper and TimeStamps through the EXTI line */ |
| mbed_official | 133:d4dda5c437f0 | 200 | .word RTC_WKUP_IRQHandler /* RTC Wakeup through the EXTI line */ |
| mbed_official | 133:d4dda5c437f0 | 201 | .word FLASH_IRQHandler /* FLASH */ |
| mbed_official | 133:d4dda5c437f0 | 202 | .word RCC_IRQHandler /* RCC */ |
| mbed_official | 133:d4dda5c437f0 | 203 | .word EXTI0_IRQHandler /* EXTI Line0 */ |
| mbed_official | 133:d4dda5c437f0 | 204 | .word EXTI1_IRQHandler /* EXTI Line1 */ |
| mbed_official | 133:d4dda5c437f0 | 205 | .word EXTI2_IRQHandler /* EXTI Line2 */ |
| mbed_official | 133:d4dda5c437f0 | 206 | .word EXTI3_IRQHandler /* EXTI Line3 */ |
| mbed_official | 133:d4dda5c437f0 | 207 | .word EXTI4_IRQHandler /* EXTI Line4 */ |
| mbed_official | 133:d4dda5c437f0 | 208 | .word DMA1_Stream0_IRQHandler /* DMA1 Stream 0 */ |
| mbed_official | 133:d4dda5c437f0 | 209 | .word DMA1_Stream1_IRQHandler /* DMA1 Stream 1 */ |
| mbed_official | 133:d4dda5c437f0 | 210 | .word DMA1_Stream2_IRQHandler /* DMA1 Stream 2 */ |
| mbed_official | 133:d4dda5c437f0 | 211 | .word DMA1_Stream3_IRQHandler /* DMA1 Stream 3 */ |
| mbed_official | 133:d4dda5c437f0 | 212 | .word DMA1_Stream4_IRQHandler /* DMA1 Stream 4 */ |
| mbed_official | 133:d4dda5c437f0 | 213 | .word DMA1_Stream5_IRQHandler /* DMA1 Stream 5 */ |
| mbed_official | 133:d4dda5c437f0 | 214 | .word DMA1_Stream6_IRQHandler /* DMA1 Stream 6 */ |
| mbed_official | 133:d4dda5c437f0 | 215 | .word ADC_IRQHandler /* ADC1, ADC2 and ADC3s */ |
| mbed_official | 133:d4dda5c437f0 | 216 | .word CAN1_TX_IRQHandler /* CAN1 TX */ |
| mbed_official | 133:d4dda5c437f0 | 217 | .word CAN1_RX0_IRQHandler /* CAN1 RX0 */ |
| mbed_official | 133:d4dda5c437f0 | 218 | .word CAN1_RX1_IRQHandler /* CAN1 RX1 */ |
| mbed_official | 133:d4dda5c437f0 | 219 | .word CAN1_SCE_IRQHandler /* CAN1 SCE */ |
| mbed_official | 133:d4dda5c437f0 | 220 | .word EXTI9_5_IRQHandler /* External Line[9:5]s */ |
| mbed_official | 133:d4dda5c437f0 | 221 | .word TIM1_BRK_TIM9_IRQHandler /* TIM1 Break and TIM9 */ |
| mbed_official | 133:d4dda5c437f0 | 222 | .word TIM1_UP_TIM10_IRQHandler /* TIM1 Update and TIM10 */ |
| mbed_official | 133:d4dda5c437f0 | 223 | .word TIM1_TRG_COM_TIM11_IRQHandler /* TIM1 Trigger and Commutation and TIM11 */ |
| mbed_official | 133:d4dda5c437f0 | 224 | .word TIM1_CC_IRQHandler /* TIM1 Capture Compare */ |
| mbed_official | 133:d4dda5c437f0 | 225 | .word TIM2_IRQHandler /* TIM2 */ |
| mbed_official | 133:d4dda5c437f0 | 226 | .word TIM3_IRQHandler /* TIM3 */ |
| mbed_official | 133:d4dda5c437f0 | 227 | .word TIM4_IRQHandler /* TIM4 */ |
| mbed_official | 133:d4dda5c437f0 | 228 | .word I2C1_EV_IRQHandler /* I2C1 Event */ |
| mbed_official | 133:d4dda5c437f0 | 229 | .word I2C1_ER_IRQHandler /* I2C1 Error */ |
| mbed_official | 133:d4dda5c437f0 | 230 | .word I2C2_EV_IRQHandler /* I2C2 Event */ |
| mbed_official | 133:d4dda5c437f0 | 231 | .word I2C2_ER_IRQHandler /* I2C2 Error */ |
| mbed_official | 133:d4dda5c437f0 | 232 | .word SPI1_IRQHandler /* SPI1 */ |
| mbed_official | 133:d4dda5c437f0 | 233 | .word SPI2_IRQHandler /* SPI2 */ |
| mbed_official | 133:d4dda5c437f0 | 234 | .word USART1_IRQHandler /* USART1 */ |
| mbed_official | 133:d4dda5c437f0 | 235 | .word USART2_IRQHandler /* USART2 */ |
| mbed_official | 133:d4dda5c437f0 | 236 | .word USART3_IRQHandler /* USART3 */ |
| mbed_official | 133:d4dda5c437f0 | 237 | .word EXTI15_10_IRQHandler /* External Line[15:10]s */ |
| mbed_official | 133:d4dda5c437f0 | 238 | .word RTC_Alarm_IRQHandler /* RTC Alarm (A and B) through EXTI Line */ |
| mbed_official | 133:d4dda5c437f0 | 239 | .word OTG_FS_WKUP_IRQHandler /* USB OTG FS Wakeup through EXTI line */ |
| mbed_official | 133:d4dda5c437f0 | 240 | .word TIM8_BRK_TIM12_IRQHandler /* TIM8 Break and TIM12 */ |
| mbed_official | 133:d4dda5c437f0 | 241 | .word TIM8_UP_TIM13_IRQHandler /* TIM8 Update and TIM13 */ |
| mbed_official | 133:d4dda5c437f0 | 242 | .word TIM8_TRG_COM_TIM14_IRQHandler /* TIM8 Trigger and Commutation and TIM14 */ |
| mbed_official | 133:d4dda5c437f0 | 243 | .word TIM8_CC_IRQHandler /* TIM8 Capture Compare */ |
| mbed_official | 133:d4dda5c437f0 | 244 | .word DMA1_Stream7_IRQHandler /* DMA1 Stream7 */ |
| mbed_official | 133:d4dda5c437f0 | 245 | .word FSMC_IRQHandler /* FSMC */ |
| mbed_official | 133:d4dda5c437f0 | 246 | .word SDIO_IRQHandler /* SDIO */ |
| mbed_official | 133:d4dda5c437f0 | 247 | .word TIM5_IRQHandler /* TIM5 */ |
| mbed_official | 133:d4dda5c437f0 | 248 | .word SPI3_IRQHandler /* SPI3 */ |
| mbed_official | 133:d4dda5c437f0 | 249 | .word UART4_IRQHandler /* UART4 */ |
| mbed_official | 133:d4dda5c437f0 | 250 | .word UART5_IRQHandler /* UART5 */ |
| mbed_official | 133:d4dda5c437f0 | 251 | .word TIM6_DAC_IRQHandler /* TIM6 and DAC1&2 underrun errors */ |
| mbed_official | 133:d4dda5c437f0 | 252 | .word TIM7_IRQHandler /* TIM7 */ |
| mbed_official | 133:d4dda5c437f0 | 253 | .word DMA2_Stream0_IRQHandler /* DMA2 Stream 0 */ |
| mbed_official | 133:d4dda5c437f0 | 254 | .word DMA2_Stream1_IRQHandler /* DMA2 Stream 1 */ |
| mbed_official | 133:d4dda5c437f0 | 255 | .word DMA2_Stream2_IRQHandler /* DMA2 Stream 2 */ |
| mbed_official | 133:d4dda5c437f0 | 256 | .word DMA2_Stream3_IRQHandler /* DMA2 Stream 3 */ |
| mbed_official | 133:d4dda5c437f0 | 257 | .word DMA2_Stream4_IRQHandler /* DMA2 Stream 4 */ |
| mbed_official | 133:d4dda5c437f0 | 258 | .word ETH_IRQHandler /* Ethernet */ |
| mbed_official | 133:d4dda5c437f0 | 259 | .word ETH_WKUP_IRQHandler /* Ethernet Wakeup through EXTI line */ |
| mbed_official | 133:d4dda5c437f0 | 260 | .word CAN2_TX_IRQHandler /* CAN2 TX */ |
| mbed_official | 133:d4dda5c437f0 | 261 | .word CAN2_RX0_IRQHandler /* CAN2 RX0 */ |
| mbed_official | 133:d4dda5c437f0 | 262 | .word CAN2_RX1_IRQHandler /* CAN2 RX1 */ |
| mbed_official | 133:d4dda5c437f0 | 263 | .word CAN2_SCE_IRQHandler /* CAN2 SCE */ |
| mbed_official | 133:d4dda5c437f0 | 264 | .word OTG_FS_IRQHandler /* USB OTG FS */ |
| mbed_official | 133:d4dda5c437f0 | 265 | .word DMA2_Stream5_IRQHandler /* DMA2 Stream 5 */ |
| mbed_official | 133:d4dda5c437f0 | 266 | .word DMA2_Stream6_IRQHandler /* DMA2 Stream 6 */ |
| mbed_official | 133:d4dda5c437f0 | 267 | .word DMA2_Stream7_IRQHandler /* DMA2 Stream 7 */ |
| mbed_official | 133:d4dda5c437f0 | 268 | .word USART6_IRQHandler /* USART6 */ |
| mbed_official | 133:d4dda5c437f0 | 269 | .word I2C3_EV_IRQHandler /* I2C3 event */ |
| mbed_official | 133:d4dda5c437f0 | 270 | .word I2C3_ER_IRQHandler /* I2C3 error */ |
| mbed_official | 133:d4dda5c437f0 | 271 | .word OTG_HS_EP1_OUT_IRQHandler /* USB OTG HS End Point 1 Out */ |
| mbed_official | 133:d4dda5c437f0 | 272 | .word OTG_HS_EP1_IN_IRQHandler /* USB OTG HS End Point 1 In */ |
| mbed_official | 133:d4dda5c437f0 | 273 | .word OTG_HS_WKUP_IRQHandler /* USB OTG HS Wakeup through EXTI */ |
| mbed_official | 133:d4dda5c437f0 | 274 | .word OTG_HS_IRQHandler /* USB OTG HS */ |
| mbed_official | 133:d4dda5c437f0 | 275 | .word DCMI_IRQHandler /* DCMI */ |
| mbed_official | 133:d4dda5c437f0 | 276 | .word 0 /* CRYP crypto */ |
| mbed_official | 133:d4dda5c437f0 | 277 | .word HASH_RNG_IRQHandler /* Hash and Rng */ |
| mbed_official | 133:d4dda5c437f0 | 278 | .word FPU_IRQHandler /* FPU */ |
| mbed_official | 133:d4dda5c437f0 | 279 | |
| mbed_official | 133:d4dda5c437f0 | 280 | |
| mbed_official | 133:d4dda5c437f0 | 281 | /******************************************************************************* |
| mbed_official | 133:d4dda5c437f0 | 282 | * |
| mbed_official | 133:d4dda5c437f0 | 283 | * Provide weak aliases for each Exception handler to the Default_Handler. |
| mbed_official | 133:d4dda5c437f0 | 284 | * As they are weak aliases, any function with the same name will override |
| mbed_official | 133:d4dda5c437f0 | 285 | * this definition. |
| mbed_official | 133:d4dda5c437f0 | 286 | * |
| mbed_official | 133:d4dda5c437f0 | 287 | *******************************************************************************/ |
| mbed_official | 133:d4dda5c437f0 | 288 | .weak NMI_Handler |
| mbed_official | 133:d4dda5c437f0 | 289 | .thumb_set NMI_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 290 | |
| mbed_official | 133:d4dda5c437f0 | 291 | .weak HardFault_Handler |
| mbed_official | 133:d4dda5c437f0 | 292 | .thumb_set HardFault_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 293 | |
| mbed_official | 133:d4dda5c437f0 | 294 | .weak MemManage_Handler |
| mbed_official | 133:d4dda5c437f0 | 295 | .thumb_set MemManage_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 296 | |
| mbed_official | 133:d4dda5c437f0 | 297 | .weak BusFault_Handler |
| mbed_official | 133:d4dda5c437f0 | 298 | .thumb_set BusFault_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 299 | |
| mbed_official | 133:d4dda5c437f0 | 300 | .weak UsageFault_Handler |
| mbed_official | 133:d4dda5c437f0 | 301 | .thumb_set UsageFault_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 302 | |
| mbed_official | 133:d4dda5c437f0 | 303 | .weak SVC_Handler |
| mbed_official | 133:d4dda5c437f0 | 304 | .thumb_set SVC_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 305 | |
| mbed_official | 133:d4dda5c437f0 | 306 | .weak DebugMon_Handler |
| mbed_official | 133:d4dda5c437f0 | 307 | .thumb_set DebugMon_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 308 | |
| mbed_official | 133:d4dda5c437f0 | 309 | .weak PendSV_Handler |
| mbed_official | 133:d4dda5c437f0 | 310 | .thumb_set PendSV_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 311 | |
| mbed_official | 133:d4dda5c437f0 | 312 | .weak SysTick_Handler |
| mbed_official | 133:d4dda5c437f0 | 313 | .thumb_set SysTick_Handler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 314 | |
| mbed_official | 133:d4dda5c437f0 | 315 | .weak WWDG_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 316 | .thumb_set WWDG_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 317 | |
| mbed_official | 133:d4dda5c437f0 | 318 | .weak PVD_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 319 | .thumb_set PVD_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 320 | |
| mbed_official | 133:d4dda5c437f0 | 321 | .weak TAMP_STAMP_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 322 | .thumb_set TAMP_STAMP_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 323 | |
| mbed_official | 133:d4dda5c437f0 | 324 | .weak RTC_WKUP_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 325 | .thumb_set RTC_WKUP_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 326 | |
| mbed_official | 133:d4dda5c437f0 | 327 | .weak FLASH_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 328 | .thumb_set FLASH_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 329 | |
| mbed_official | 133:d4dda5c437f0 | 330 | .weak RCC_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 331 | .thumb_set RCC_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 332 | |
| mbed_official | 133:d4dda5c437f0 | 333 | .weak EXTI0_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 334 | .thumb_set EXTI0_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 335 | |
| mbed_official | 133:d4dda5c437f0 | 336 | .weak EXTI1_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 337 | .thumb_set EXTI1_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 338 | |
| mbed_official | 133:d4dda5c437f0 | 339 | .weak EXTI2_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 340 | .thumb_set EXTI2_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 341 | |
| mbed_official | 133:d4dda5c437f0 | 342 | .weak EXTI3_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 343 | .thumb_set EXTI3_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 344 | |
| mbed_official | 133:d4dda5c437f0 | 345 | .weak EXTI4_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 346 | .thumb_set EXTI4_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 347 | |
| mbed_official | 133:d4dda5c437f0 | 348 | .weak DMA1_Stream0_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 349 | .thumb_set DMA1_Stream0_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 350 | |
| mbed_official | 133:d4dda5c437f0 | 351 | .weak DMA1_Stream1_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 352 | .thumb_set DMA1_Stream1_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 353 | |
| mbed_official | 133:d4dda5c437f0 | 354 | .weak DMA1_Stream2_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 355 | .thumb_set DMA1_Stream2_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 356 | |
| mbed_official | 133:d4dda5c437f0 | 357 | .weak DMA1_Stream3_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 358 | .thumb_set DMA1_Stream3_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 359 | |
| mbed_official | 133:d4dda5c437f0 | 360 | .weak DMA1_Stream4_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 361 | .thumb_set DMA1_Stream4_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 362 | |
| mbed_official | 133:d4dda5c437f0 | 363 | .weak DMA1_Stream5_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 364 | .thumb_set DMA1_Stream5_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 365 | |
| mbed_official | 133:d4dda5c437f0 | 366 | .weak DMA1_Stream6_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 367 | .thumb_set DMA1_Stream6_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 368 | |
| mbed_official | 133:d4dda5c437f0 | 369 | .weak ADC_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 370 | .thumb_set ADC_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 371 | |
| mbed_official | 133:d4dda5c437f0 | 372 | .weak CAN1_TX_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 373 | .thumb_set CAN1_TX_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 374 | |
| mbed_official | 133:d4dda5c437f0 | 375 | .weak CAN1_RX0_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 376 | .thumb_set CAN1_RX0_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 377 | |
| mbed_official | 133:d4dda5c437f0 | 378 | .weak CAN1_RX1_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 379 | .thumb_set CAN1_RX1_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 380 | |
| mbed_official | 133:d4dda5c437f0 | 381 | .weak CAN1_SCE_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 382 | .thumb_set CAN1_SCE_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 383 | |
| mbed_official | 133:d4dda5c437f0 | 384 | .weak EXTI9_5_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 385 | .thumb_set EXTI9_5_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 386 | |
| mbed_official | 133:d4dda5c437f0 | 387 | .weak TIM1_BRK_TIM9_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 388 | .thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 389 | |
| mbed_official | 133:d4dda5c437f0 | 390 | .weak TIM1_UP_TIM10_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 391 | .thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 392 | |
| mbed_official | 133:d4dda5c437f0 | 393 | .weak TIM1_TRG_COM_TIM11_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 394 | .thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 395 | |
| mbed_official | 133:d4dda5c437f0 | 396 | .weak TIM1_CC_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 397 | .thumb_set TIM1_CC_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 398 | |
| mbed_official | 133:d4dda5c437f0 | 399 | .weak TIM2_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 400 | .thumb_set TIM2_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 401 | |
| mbed_official | 133:d4dda5c437f0 | 402 | .weak TIM3_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 403 | .thumb_set TIM3_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 404 | |
| mbed_official | 133:d4dda5c437f0 | 405 | .weak TIM4_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 406 | .thumb_set TIM4_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 407 | |
| mbed_official | 133:d4dda5c437f0 | 408 | .weak I2C1_EV_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 409 | .thumb_set I2C1_EV_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 410 | |
| mbed_official | 133:d4dda5c437f0 | 411 | .weak I2C1_ER_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 412 | .thumb_set I2C1_ER_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 413 | |
| mbed_official | 133:d4dda5c437f0 | 414 | .weak I2C2_EV_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 415 | .thumb_set I2C2_EV_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 416 | |
| mbed_official | 133:d4dda5c437f0 | 417 | .weak I2C2_ER_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 418 | .thumb_set I2C2_ER_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 419 | |
| mbed_official | 133:d4dda5c437f0 | 420 | .weak SPI1_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 421 | .thumb_set SPI1_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 422 | |
| mbed_official | 133:d4dda5c437f0 | 423 | .weak SPI2_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 424 | .thumb_set SPI2_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 425 | |
| mbed_official | 133:d4dda5c437f0 | 426 | .weak USART1_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 427 | .thumb_set USART1_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 428 | |
| mbed_official | 133:d4dda5c437f0 | 429 | .weak USART2_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 430 | .thumb_set USART2_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 431 | |
| mbed_official | 133:d4dda5c437f0 | 432 | .weak USART3_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 433 | .thumb_set USART3_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 434 | |
| mbed_official | 133:d4dda5c437f0 | 435 | .weak EXTI15_10_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 436 | .thumb_set EXTI15_10_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 437 | |
| mbed_official | 133:d4dda5c437f0 | 438 | .weak RTC_Alarm_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 439 | .thumb_set RTC_Alarm_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 440 | |
| mbed_official | 133:d4dda5c437f0 | 441 | .weak OTG_FS_WKUP_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 442 | .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 443 | |
| mbed_official | 133:d4dda5c437f0 | 444 | .weak TIM8_BRK_TIM12_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 445 | .thumb_set TIM8_BRK_TIM12_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 446 | |
| mbed_official | 133:d4dda5c437f0 | 447 | .weak TIM8_UP_TIM13_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 448 | .thumb_set TIM8_UP_TIM13_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 449 | |
| mbed_official | 133:d4dda5c437f0 | 450 | .weak TIM8_TRG_COM_TIM14_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 451 | .thumb_set TIM8_TRG_COM_TIM14_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 452 | |
| mbed_official | 133:d4dda5c437f0 | 453 | .weak TIM8_CC_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 454 | .thumb_set TIM8_CC_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 455 | |
| mbed_official | 133:d4dda5c437f0 | 456 | .weak DMA1_Stream7_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 457 | .thumb_set DMA1_Stream7_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 458 | |
| mbed_official | 133:d4dda5c437f0 | 459 | .weak FSMC_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 460 | .thumb_set FSMC_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 461 | |
| mbed_official | 133:d4dda5c437f0 | 462 | .weak SDIO_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 463 | .thumb_set SDIO_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 464 | |
| mbed_official | 133:d4dda5c437f0 | 465 | .weak TIM5_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 466 | .thumb_set TIM5_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 467 | |
| mbed_official | 133:d4dda5c437f0 | 468 | .weak SPI3_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 469 | .thumb_set SPI3_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 470 | |
| mbed_official | 133:d4dda5c437f0 | 471 | .weak UART4_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 472 | .thumb_set UART4_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 473 | |
| mbed_official | 133:d4dda5c437f0 | 474 | .weak UART5_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 475 | .thumb_set UART5_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 476 | |
| mbed_official | 133:d4dda5c437f0 | 477 | .weak TIM6_DAC_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 478 | .thumb_set TIM6_DAC_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 479 | |
| mbed_official | 133:d4dda5c437f0 | 480 | .weak TIM7_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 481 | .thumb_set TIM7_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 482 | |
| mbed_official | 133:d4dda5c437f0 | 483 | .weak DMA2_Stream0_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 484 | .thumb_set DMA2_Stream0_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 485 | |
| mbed_official | 133:d4dda5c437f0 | 486 | .weak DMA2_Stream1_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 487 | .thumb_set DMA2_Stream1_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 488 | |
| mbed_official | 133:d4dda5c437f0 | 489 | .weak DMA2_Stream2_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 490 | .thumb_set DMA2_Stream2_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 491 | |
| mbed_official | 133:d4dda5c437f0 | 492 | .weak DMA2_Stream3_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 493 | .thumb_set DMA2_Stream3_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 494 | |
| mbed_official | 133:d4dda5c437f0 | 495 | .weak DMA2_Stream4_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 496 | .thumb_set DMA2_Stream4_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 497 | |
| mbed_official | 133:d4dda5c437f0 | 498 | .weak ETH_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 499 | .thumb_set ETH_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 500 | |
| mbed_official | 133:d4dda5c437f0 | 501 | .weak ETH_WKUP_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 502 | .thumb_set ETH_WKUP_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 503 | |
| mbed_official | 133:d4dda5c437f0 | 504 | .weak CAN2_TX_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 505 | .thumb_set CAN2_TX_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 506 | |
| mbed_official | 133:d4dda5c437f0 | 507 | .weak CAN2_RX0_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 508 | .thumb_set CAN2_RX0_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 509 | |
| mbed_official | 133:d4dda5c437f0 | 510 | .weak CAN2_RX1_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 511 | .thumb_set CAN2_RX1_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 512 | |
| mbed_official | 133:d4dda5c437f0 | 513 | .weak CAN2_SCE_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 514 | .thumb_set CAN2_SCE_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 515 | |
| mbed_official | 133:d4dda5c437f0 | 516 | .weak OTG_FS_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 517 | .thumb_set OTG_FS_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 518 | |
| mbed_official | 133:d4dda5c437f0 | 519 | .weak DMA2_Stream5_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 520 | .thumb_set DMA2_Stream5_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 521 | |
| mbed_official | 133:d4dda5c437f0 | 522 | .weak DMA2_Stream6_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 523 | .thumb_set DMA2_Stream6_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 524 | |
| mbed_official | 133:d4dda5c437f0 | 525 | .weak DMA2_Stream7_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 526 | .thumb_set DMA2_Stream7_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 527 | |
| mbed_official | 133:d4dda5c437f0 | 528 | .weak USART6_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 529 | .thumb_set USART6_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 530 | |
| mbed_official | 133:d4dda5c437f0 | 531 | .weak I2C3_EV_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 532 | .thumb_set I2C3_EV_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 533 | |
| mbed_official | 133:d4dda5c437f0 | 534 | .weak I2C3_ER_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 535 | .thumb_set I2C3_ER_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 536 | |
| mbed_official | 133:d4dda5c437f0 | 537 | .weak OTG_HS_EP1_OUT_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 538 | .thumb_set OTG_HS_EP1_OUT_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 539 | |
| mbed_official | 133:d4dda5c437f0 | 540 | .weak OTG_HS_EP1_IN_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 541 | .thumb_set OTG_HS_EP1_IN_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 542 | |
| mbed_official | 133:d4dda5c437f0 | 543 | .weak OTG_HS_WKUP_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 544 | .thumb_set OTG_HS_WKUP_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 545 | |
| mbed_official | 133:d4dda5c437f0 | 546 | .weak OTG_HS_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 547 | .thumb_set OTG_HS_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 548 | |
| mbed_official | 133:d4dda5c437f0 | 549 | .weak DCMI_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 550 | .thumb_set DCMI_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 551 | |
| mbed_official | 133:d4dda5c437f0 | 552 | .weak HASH_RNG_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 553 | .thumb_set HASH_RNG_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 554 | |
| mbed_official | 133:d4dda5c437f0 | 555 | .weak FPU_IRQHandler |
| mbed_official | 133:d4dda5c437f0 | 556 | .thumb_set FPU_IRQHandler,Default_Handler |
| mbed_official | 133:d4dda5c437f0 | 557 | |
| mbed_official | 133:d4dda5c437f0 | 558 | /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |
