SDK Development / mbed-src

mbed SDK library sources

Fork of mbed-src by mbed official

Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.

If you are looking for a stable and tested release, please import one of the official mbed library releases:

Import librarymbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Last commit 20 Feb 2019 by mbed official

targets/cmsis/TARGET_Freescale/TARGET_KL46Z/MKL46Z4.h@31:42176bc3c368, 2013-09-25 (annotated)

Committer:
mbed_official
Date:
Wed Sep 25 11:30:05 2013 +0100
Revision:
31:42176bc3c368
Child:
44:2ce89a25b635
Synchronized with git revision f580c008b139a952d38ac5c7c53bbae375739c67

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mbed_official 31:42176bc3c368 1 /*
mbed_official 31:42176bc3c368 2 ** ###################################################################
mbed_official 31:42176bc3c368 3 ** Processor: MKL46Z128VLK4
mbed_official 31:42176bc3c368 4 ** Compilers: ARM Compiler
mbed_official 31:42176bc3c368 5 ** Freescale C/C++ for Embedded ARM
mbed_official 31:42176bc3c368 6 ** GNU C Compiler
mbed_official 31:42176bc3c368 7 ** IAR ANSI C/C++ Compiler for ARM
mbed_official 31:42176bc3c368 8 **
mbed_official 31:42176bc3c368 9 ** Reference manual: KL25RM, Rev.1, Jun 2012
mbed_official 31:42176bc3c368 10 ** Version: rev. 1.1, 2012-06-21
mbed_official 31:42176bc3c368 11 **
mbed_official 31:42176bc3c368 12 ** Abstract:
mbed_official 31:42176bc3c368 13 ** CMSIS Peripheral Access Layer for MKL46Z4
mbed_official 31:42176bc3c368 14 **
mbed_official 31:42176bc3c368 15 ** Copyright: 1997 - 2012 Freescale Semiconductor, Inc. All Rights Reserved.
mbed_official 31:42176bc3c368 16 **
mbed_official 31:42176bc3c368 17 ** http: www.freescale.com
mbed_official 31:42176bc3c368 18 ** mail: support@freescale.com
mbed_official 31:42176bc3c368 19 **
mbed_official 31:42176bc3c368 20 ** Revisions:
mbed_official 31:42176bc3c368 21 ** - rev. 1.0 (2012-06-13)
mbed_official 31:42176bc3c368 22 ** Initial version.
mbed_official 31:42176bc3c368 23 ** - rev. 1.1 (2012-06-21)
mbed_official 31:42176bc3c368 24 ** Update according to reference manual rev. 1.
mbed_official 31:42176bc3c368 25 **
mbed_official 31:42176bc3c368 26 ** ###################################################################
mbed_official 31:42176bc3c368 27 */
mbed_official 31:42176bc3c368 28
mbed_official 31:42176bc3c368 29 /**
mbed_official 31:42176bc3c368 30 * @file MKL46Z4.h
mbed_official 31:42176bc3c368 31 * @version 1.1
mbed_official 31:42176bc3c368 32 * @date 2012-06-21
mbed_official 31:42176bc3c368 33 * @brief CMSIS Peripheral Access Layer for MKL46Z4
mbed_official 31:42176bc3c368 34 *
mbed_official 31:42176bc3c368 35 * CMSIS Peripheral Access Layer for MKL46Z4
mbed_official 31:42176bc3c368 36 */
mbed_official 31:42176bc3c368 37
mbed_official 31:42176bc3c368 38 #if !defined(MKL46Z4_H_)
mbed_official 31:42176bc3c368 39 #define MKL46Z4_H_ /**< Symbol preventing repeated inclusion */
mbed_official 31:42176bc3c368 40
mbed_official 31:42176bc3c368 41 /** Memory map major version (memory maps with equal major version number are
mbed_official 31:42176bc3c368 42 * compatible) */
mbed_official 31:42176bc3c368 43 #define MCU_MEM_MAP_VERSION 0x0100u
mbed_official 31:42176bc3c368 44 /** Memory map minor version */
mbed_official 31:42176bc3c368 45 #define MCU_MEM_MAP_VERSION_MINOR 0x0001u
mbed_official 31:42176bc3c368 46
mbed_official 31:42176bc3c368 47
mbed_official 31:42176bc3c368 48 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 49 -- Interrupt vector numbers
mbed_official 31:42176bc3c368 50 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 51
mbed_official 31:42176bc3c368 52 /**
mbed_official 31:42176bc3c368 53 * @addtogroup Interrupt_vector_numbers Interrupt vector numbers
mbed_official 31:42176bc3c368 54 * @{
mbed_official 31:42176bc3c368 55 */
mbed_official 31:42176bc3c368 56
mbed_official 31:42176bc3c368 57 /** Interrupt Number Definitions */
mbed_official 31:42176bc3c368 58 typedef enum IRQn {
mbed_official 31:42176bc3c368 59 /* Core interrupts */
mbed_official 31:42176bc3c368 60 NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
mbed_official 31:42176bc3c368 61 HardFault_IRQn = -13, /**< Cortex-M0 SV Hard Fault Interrupt */
mbed_official 31:42176bc3c368 62 SVCall_IRQn = -5, /**< Cortex-M0 SV Call Interrupt */
mbed_official 31:42176bc3c368 63 PendSV_IRQn = -2, /**< Cortex-M0 Pend SV Interrupt */
mbed_official 31:42176bc3c368 64 SysTick_IRQn = -1, /**< Cortex-M0 System Tick Interrupt */
mbed_official 31:42176bc3c368 65
mbed_official 31:42176bc3c368 66 /* Device specific interrupts */
mbed_official 31:42176bc3c368 67 DMA0_IRQn = 0, /**< DMA channel 0 transfer complete interrupt */
mbed_official 31:42176bc3c368 68 DMA1_IRQn = 1, /**< DMA channel 1 transfer complete interrupt */
mbed_official 31:42176bc3c368 69 DMA2_IRQn = 2, /**< DMA channel 2 transfer complete interrupt */
mbed_official 31:42176bc3c368 70 DMA3_IRQn = 3, /**< DMA channel 3 transfer complete interrupt */
mbed_official 31:42176bc3c368 71 Reserved20_IRQn = 4, /**< Reserved interrupt 20 */
mbed_official 31:42176bc3c368 72 FTFA_IRQn = 5, /**< FTFA interrupt */
mbed_official 31:42176bc3c368 73 LVD_LVW_IRQn = 6, /**< Low Voltage Detect, Low Voltage Warning */
mbed_official 31:42176bc3c368 74 LLW_IRQn = 7, /**< Low Leakage Wakeup */
mbed_official 31:42176bc3c368 75 I2C0_IRQn = 8, /**< I2C0 interrupt */
mbed_official 31:42176bc3c368 76 I2C1_IRQn = 9, /**< I2C0 interrupt 25 */
mbed_official 31:42176bc3c368 77 SPI0_IRQn = 10, /**< SPI0 interrupt */
mbed_official 31:42176bc3c368 78 SPI1_IRQn = 11, /**< SPI1 interrupt */
mbed_official 31:42176bc3c368 79 UART0_IRQn = 12, /**< UART0 status/error interrupt */
mbed_official 31:42176bc3c368 80 UART1_IRQn = 13, /**< UART1 status/error interrupt */
mbed_official 31:42176bc3c368 81 UART2_IRQn = 14, /**< UART2 status/error interrupt */
mbed_official 31:42176bc3c368 82 ADC0_IRQn = 15, /**< ADC0 interrupt */
mbed_official 31:42176bc3c368 83 CMP0_IRQn = 16, /**< CMP0 interrupt */
mbed_official 31:42176bc3c368 84 TPM0_IRQn = 17, /**< TPM0 fault, overflow and channels interrupt */
mbed_official 31:42176bc3c368 85 TPM1_IRQn = 18, /**< TPM1 fault, overflow and channels interrupt */
mbed_official 31:42176bc3c368 86 TPM2_IRQn = 19, /**< TPM2 fault, overflow and channels interrupt */
mbed_official 31:42176bc3c368 87 RTC_IRQn = 20, /**< RTC interrupt */
mbed_official 31:42176bc3c368 88 RTC_Seconds_IRQn = 21, /**< RTC seconds interrupt */
mbed_official 31:42176bc3c368 89 PIT_IRQn = 22, /**< PIT timer interrupt */
mbed_official 31:42176bc3c368 90 Reserved39_IRQn = 23, /**< Reserved interrupt 39 */
mbed_official 31:42176bc3c368 91 USB0_IRQn = 24, /**< USB0 interrupt */
mbed_official 31:42176bc3c368 92 DAC0_IRQn = 25, /**< DAC interrupt */
mbed_official 31:42176bc3c368 93 TSI0_IRQn = 26, /**< TSI0 interrupt */
mbed_official 31:42176bc3c368 94 MCG_IRQn = 27, /**< MCG interrupt */
mbed_official 31:42176bc3c368 95 LPTimer_IRQn = 28, /**< LPTimer interrupt */
mbed_official 31:42176bc3c368 96 Reserved45_IRQn = 29, /**< Reserved interrupt 45 */
mbed_official 31:42176bc3c368 97 PORTA_IRQn = 30, /**< Port A interrupt */
mbed_official 31:42176bc3c368 98 PORTD_IRQn = 31 /**< Port D interrupt */
mbed_official 31:42176bc3c368 99 } IRQn_Type;
mbed_official 31:42176bc3c368 100
mbed_official 31:42176bc3c368 101 /**
mbed_official 31:42176bc3c368 102 * @}
mbed_official 31:42176bc3c368 103 */ /* end of group Interrupt_vector_numbers */
mbed_official 31:42176bc3c368 104
mbed_official 31:42176bc3c368 105
mbed_official 31:42176bc3c368 106 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 107 -- Cortex M0 Core Configuration
mbed_official 31:42176bc3c368 108 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 109
mbed_official 31:42176bc3c368 110 /**
mbed_official 31:42176bc3c368 111 * @addtogroup Cortex_Core_Configuration Cortex M0 Core Configuration
mbed_official 31:42176bc3c368 112 * @{
mbed_official 31:42176bc3c368 113 */
mbed_official 31:42176bc3c368 114
mbed_official 31:42176bc3c368 115 #define __CM0PLUS_REV 0x0000 /**< Core revision r0p0 */
mbed_official 31:42176bc3c368 116 #define __MPU_PRESENT 0 /**< Defines if an MPU is present or not */
mbed_official 31:42176bc3c368 117 #define __VTOR_PRESENT 1 /**< Defines if an MPU is present or not */
mbed_official 31:42176bc3c368 118 #define __NVIC_PRIO_BITS 2 /**< Number of priority bits implemented in the NVIC */
mbed_official 31:42176bc3c368 119 #define __Vendor_SysTickConfig 0 /**< Vendor specific implementation of SysTickConfig is defined */
mbed_official 31:42176bc3c368 120
mbed_official 31:42176bc3c368 121 #include "core_cm0plus.h" /* Core Peripheral Access Layer */
mbed_official 31:42176bc3c368 122 #include "system_MKL46Z4.h" /* Device specific configuration file */
mbed_official 31:42176bc3c368 123
mbed_official 31:42176bc3c368 124 /**
mbed_official 31:42176bc3c368 125 * @}
mbed_official 31:42176bc3c368 126 */ /* end of group Cortex_Core_Configuration */
mbed_official 31:42176bc3c368 127
mbed_official 31:42176bc3c368 128
mbed_official 31:42176bc3c368 129 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 130 -- Device Peripheral Access Layer
mbed_official 31:42176bc3c368 131 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 132
mbed_official 31:42176bc3c368 133 /**
mbed_official 31:42176bc3c368 134 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
mbed_official 31:42176bc3c368 135 * @{
mbed_official 31:42176bc3c368 136 */
mbed_official 31:42176bc3c368 137
mbed_official 31:42176bc3c368 138
mbed_official 31:42176bc3c368 139 /*
mbed_official 31:42176bc3c368 140 ** Start of section using anonymous unions
mbed_official 31:42176bc3c368 141 */
mbed_official 31:42176bc3c368 142
mbed_official 31:42176bc3c368 143 #if defined(__ARMCC_VERSION)
mbed_official 31:42176bc3c368 144 #pragma push
mbed_official 31:42176bc3c368 145 #pragma anon_unions
mbed_official 31:42176bc3c368 146 #elif defined(__CWCC__)
mbed_official 31:42176bc3c368 147 #pragma push
mbed_official 31:42176bc3c368 148 #pragma cpp_extensions on
mbed_official 31:42176bc3c368 149 #elif defined(__GNUC__)
mbed_official 31:42176bc3c368 150 /* anonymous unions are enabled by default */
mbed_official 31:42176bc3c368 151 #elif defined(__IAR_SYSTEMS_ICC__)
mbed_official 31:42176bc3c368 152 #pragma language=extended
mbed_official 31:42176bc3c368 153 #else
mbed_official 31:42176bc3c368 154 #error Not supported compiler type
mbed_official 31:42176bc3c368 155 #endif
mbed_official 31:42176bc3c368 156
mbed_official 31:42176bc3c368 157 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 158 -- ADC Peripheral Access Layer
mbed_official 31:42176bc3c368 159 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 160
mbed_official 31:42176bc3c368 161 /**
mbed_official 31:42176bc3c368 162 * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer
mbed_official 31:42176bc3c368 163 * @{
mbed_official 31:42176bc3c368 164 */
mbed_official 31:42176bc3c368 165
mbed_official 31:42176bc3c368 166 /** ADC - Register Layout Typedef */
mbed_official 31:42176bc3c368 167 typedef struct {
mbed_official 31:42176bc3c368 168 __IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
mbed_official 31:42176bc3c368 169 __IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
mbed_official 31:42176bc3c368 170 __IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
mbed_official 31:42176bc3c368 171 __I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
mbed_official 31:42176bc3c368 172 __IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
mbed_official 31:42176bc3c368 173 __IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
mbed_official 31:42176bc3c368 174 __IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
mbed_official 31:42176bc3c368 175 __IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
mbed_official 31:42176bc3c368 176 __IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
mbed_official 31:42176bc3c368 177 __IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
mbed_official 31:42176bc3c368 178 __IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
mbed_official 31:42176bc3c368 179 __IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
mbed_official 31:42176bc3c368 180 __IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
mbed_official 31:42176bc3c368 181 __IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
mbed_official 31:42176bc3c368 182 __IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
mbed_official 31:42176bc3c368 183 __IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
mbed_official 31:42176bc3c368 184 __IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
mbed_official 31:42176bc3c368 185 __IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
mbed_official 31:42176bc3c368 186 uint8_t RESERVED_0[4];
mbed_official 31:42176bc3c368 187 __IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
mbed_official 31:42176bc3c368 188 __IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
mbed_official 31:42176bc3c368 189 __IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
mbed_official 31:42176bc3c368 190 __IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
mbed_official 31:42176bc3c368 191 __IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
mbed_official 31:42176bc3c368 192 __IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
mbed_official 31:42176bc3c368 193 __IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
mbed_official 31:42176bc3c368 194 } ADC_Type;
mbed_official 31:42176bc3c368 195
mbed_official 31:42176bc3c368 196 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 197 -- ADC Register Masks
mbed_official 31:42176bc3c368 198 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 199
mbed_official 31:42176bc3c368 200 /**
mbed_official 31:42176bc3c368 201 * @addtogroup ADC_Register_Masks ADC Register Masks
mbed_official 31:42176bc3c368 202 * @{
mbed_official 31:42176bc3c368 203 */
mbed_official 31:42176bc3c368 204
mbed_official 31:42176bc3c368 205 /* SC1 Bit Fields */
mbed_official 31:42176bc3c368 206 #define ADC_SC1_ADCH_MASK 0x1Fu
mbed_official 31:42176bc3c368 207 #define ADC_SC1_ADCH_SHIFT 0
mbed_official 31:42176bc3c368 208 #define ADC_SC1_ADCH(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC1_ADCH_SHIFT))&ADC_SC1_ADCH_MASK)
mbed_official 31:42176bc3c368 209 #define ADC_SC1_DIFF_MASK 0x20u
mbed_official 31:42176bc3c368 210 #define ADC_SC1_DIFF_SHIFT 5
mbed_official 31:42176bc3c368 211 #define ADC_SC1_AIEN_MASK 0x40u
mbed_official 31:42176bc3c368 212 #define ADC_SC1_AIEN_SHIFT 6
mbed_official 31:42176bc3c368 213 #define ADC_SC1_COCO_MASK 0x80u
mbed_official 31:42176bc3c368 214 #define ADC_SC1_COCO_SHIFT 7
mbed_official 31:42176bc3c368 215 /* CFG1 Bit Fields */
mbed_official 31:42176bc3c368 216 #define ADC_CFG1_ADICLK_MASK 0x3u
mbed_official 31:42176bc3c368 217 #define ADC_CFG1_ADICLK_SHIFT 0
mbed_official 31:42176bc3c368 218 #define ADC_CFG1_ADICLK(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADICLK_SHIFT))&ADC_CFG1_ADICLK_MASK)
mbed_official 31:42176bc3c368 219 #define ADC_CFG1_MODE_MASK 0xCu
mbed_official 31:42176bc3c368 220 #define ADC_CFG1_MODE_SHIFT 2
mbed_official 31:42176bc3c368 221 #define ADC_CFG1_MODE(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)
mbed_official 31:42176bc3c368 222 #define ADC_CFG1_ADLSMP_MASK 0x10u
mbed_official 31:42176bc3c368 223 #define ADC_CFG1_ADLSMP_SHIFT 4
mbed_official 31:42176bc3c368 224 #define ADC_CFG1_ADIV_MASK 0x60u
mbed_official 31:42176bc3c368 225 #define ADC_CFG1_ADIV_SHIFT 5
mbed_official 31:42176bc3c368 226 #define ADC_CFG1_ADIV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADIV_SHIFT))&ADC_CFG1_ADIV_MASK)
mbed_official 31:42176bc3c368 227 #define ADC_CFG1_ADLPC_MASK 0x80u
mbed_official 31:42176bc3c368 228 #define ADC_CFG1_ADLPC_SHIFT 7
mbed_official 31:42176bc3c368 229 /* CFG2 Bit Fields */
mbed_official 31:42176bc3c368 230 #define ADC_CFG2_ADLSTS_MASK 0x3u
mbed_official 31:42176bc3c368 231 #define ADC_CFG2_ADLSTS_SHIFT 0
mbed_official 31:42176bc3c368 232 #define ADC_CFG2_ADLSTS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG2_ADLSTS_SHIFT))&ADC_CFG2_ADLSTS_MASK)
mbed_official 31:42176bc3c368 233 #define ADC_CFG2_ADHSC_MASK 0x4u
mbed_official 31:42176bc3c368 234 #define ADC_CFG2_ADHSC_SHIFT 2
mbed_official 31:42176bc3c368 235 #define ADC_CFG2_ADACKEN_MASK 0x8u
mbed_official 31:42176bc3c368 236 #define ADC_CFG2_ADACKEN_SHIFT 3
mbed_official 31:42176bc3c368 237 #define ADC_CFG2_MUXSEL_MASK 0x10u
mbed_official 31:42176bc3c368 238 #define ADC_CFG2_MUXSEL_SHIFT 4
mbed_official 31:42176bc3c368 239 /* R Bit Fields */
mbed_official 31:42176bc3c368 240 #define ADC_R_D_MASK 0xFFFFu
mbed_official 31:42176bc3c368 241 #define ADC_R_D_SHIFT 0
mbed_official 31:42176bc3c368 242 #define ADC_R_D(x) (((uint32_t)(((uint32_t)(x))<<ADC_R_D_SHIFT))&ADC_R_D_MASK)
mbed_official 31:42176bc3c368 243 /* CV1 Bit Fields */
mbed_official 31:42176bc3c368 244 #define ADC_CV1_CV_MASK 0xFFFFu
mbed_official 31:42176bc3c368 245 #define ADC_CV1_CV_SHIFT 0
mbed_official 31:42176bc3c368 246 #define ADC_CV1_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV1_CV_SHIFT))&ADC_CV1_CV_MASK)
mbed_official 31:42176bc3c368 247 /* CV2 Bit Fields */
mbed_official 31:42176bc3c368 248 #define ADC_CV2_CV_MASK 0xFFFFu
mbed_official 31:42176bc3c368 249 #define ADC_CV2_CV_SHIFT 0
mbed_official 31:42176bc3c368 250 #define ADC_CV2_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV2_CV_SHIFT))&ADC_CV2_CV_MASK)
mbed_official 31:42176bc3c368 251 /* SC2 Bit Fields */
mbed_official 31:42176bc3c368 252 #define ADC_SC2_REFSEL_MASK 0x3u
mbed_official 31:42176bc3c368 253 #define ADC_SC2_REFSEL_SHIFT 0
mbed_official 31:42176bc3c368 254 #define ADC_SC2_REFSEL(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC2_REFSEL_SHIFT))&ADC_SC2_REFSEL_MASK)
mbed_official 31:42176bc3c368 255 #define ADC_SC2_DMAEN_MASK 0x4u
mbed_official 31:42176bc3c368 256 #define ADC_SC2_DMAEN_SHIFT 2
mbed_official 31:42176bc3c368 257 #define ADC_SC2_ACREN_MASK 0x8u
mbed_official 31:42176bc3c368 258 #define ADC_SC2_ACREN_SHIFT 3
mbed_official 31:42176bc3c368 259 #define ADC_SC2_ACFGT_MASK 0x10u
mbed_official 31:42176bc3c368 260 #define ADC_SC2_ACFGT_SHIFT 4
mbed_official 31:42176bc3c368 261 #define ADC_SC2_ACFE_MASK 0x20u
mbed_official 31:42176bc3c368 262 #define ADC_SC2_ACFE_SHIFT 5
mbed_official 31:42176bc3c368 263 #define ADC_SC2_ADTRG_MASK 0x40u
mbed_official 31:42176bc3c368 264 #define ADC_SC2_ADTRG_SHIFT 6
mbed_official 31:42176bc3c368 265 #define ADC_SC2_ADACT_MASK 0x80u
mbed_official 31:42176bc3c368 266 #define ADC_SC2_ADACT_SHIFT 7
mbed_official 31:42176bc3c368 267 /* SC3 Bit Fields */
mbed_official 31:42176bc3c368 268 #define ADC_SC3_AVGS_MASK 0x3u
mbed_official 31:42176bc3c368 269 #define ADC_SC3_AVGS_SHIFT 0
mbed_official 31:42176bc3c368 270 #define ADC_SC3_AVGS(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGS_SHIFT))&ADC_SC3_AVGS_MASK)
mbed_official 31:42176bc3c368 271 #define ADC_SC3_AVGE_MASK 0x4u
mbed_official 31:42176bc3c368 272 #define ADC_SC3_AVGE_SHIFT 2
mbed_official 31:42176bc3c368 273 #define ADC_SC3_ADCO_MASK 0x8u
mbed_official 31:42176bc3c368 274 #define ADC_SC3_ADCO_SHIFT 3
mbed_official 31:42176bc3c368 275 #define ADC_SC3_CALF_MASK 0x40u
mbed_official 31:42176bc3c368 276 #define ADC_SC3_CALF_SHIFT 6
mbed_official 31:42176bc3c368 277 #define ADC_SC3_CAL_MASK 0x80u
mbed_official 31:42176bc3c368 278 #define ADC_SC3_CAL_SHIFT 7
mbed_official 31:42176bc3c368 279 /* OFS Bit Fields */
mbed_official 31:42176bc3c368 280 #define ADC_OFS_OFS_MASK 0xFFFFu
mbed_official 31:42176bc3c368 281 #define ADC_OFS_OFS_SHIFT 0
mbed_official 31:42176bc3c368 282 #define ADC_OFS_OFS(x) (((uint32_t)(((uint32_t)(x))<<ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)
mbed_official 31:42176bc3c368 283 /* PG Bit Fields */
mbed_official 31:42176bc3c368 284 #define ADC_PG_PG_MASK 0xFFFFu
mbed_official 31:42176bc3c368 285 #define ADC_PG_PG_SHIFT 0
mbed_official 31:42176bc3c368 286 #define ADC_PG_PG(x) (((uint32_t)(((uint32_t)(x))<<ADC_PG_PG_SHIFT))&ADC_PG_PG_MASK)
mbed_official 31:42176bc3c368 287 /* MG Bit Fields */
mbed_official 31:42176bc3c368 288 #define ADC_MG_MG_MASK 0xFFFFu
mbed_official 31:42176bc3c368 289 #define ADC_MG_MG_SHIFT 0
mbed_official 31:42176bc3c368 290 #define ADC_MG_MG(x) (((uint32_t)(((uint32_t)(x))<<ADC_MG_MG_SHIFT))&ADC_MG_MG_MASK)
mbed_official 31:42176bc3c368 291 /* CLPD Bit Fields */
mbed_official 31:42176bc3c368 292 #define ADC_CLPD_CLPD_MASK 0x3Fu
mbed_official 31:42176bc3c368 293 #define ADC_CLPD_CLPD_SHIFT 0
mbed_official 31:42176bc3c368 294 #define ADC_CLPD_CLPD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPD_CLPD_SHIFT))&ADC_CLPD_CLPD_MASK)
mbed_official 31:42176bc3c368 295 /* CLPS Bit Fields */
mbed_official 31:42176bc3c368 296 #define ADC_CLPS_CLPS_MASK 0x3Fu
mbed_official 31:42176bc3c368 297 #define ADC_CLPS_CLPS_SHIFT 0
mbed_official 31:42176bc3c368 298 #define ADC_CLPS_CLPS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPS_CLPS_SHIFT))&ADC_CLPS_CLPS_MASK)
mbed_official 31:42176bc3c368 299 /* CLP4 Bit Fields */
mbed_official 31:42176bc3c368 300 #define ADC_CLP4_CLP4_MASK 0x3FFu
mbed_official 31:42176bc3c368 301 #define ADC_CLP4_CLP4_SHIFT 0
mbed_official 31:42176bc3c368 302 #define ADC_CLP4_CLP4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP4_CLP4_SHIFT))&ADC_CLP4_CLP4_MASK)
mbed_official 31:42176bc3c368 303 /* CLP3 Bit Fields */
mbed_official 31:42176bc3c368 304 #define ADC_CLP3_CLP3_MASK 0x1FFu
mbed_official 31:42176bc3c368 305 #define ADC_CLP3_CLP3_SHIFT 0
mbed_official 31:42176bc3c368 306 #define ADC_CLP3_CLP3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP3_CLP3_SHIFT))&ADC_CLP3_CLP3_MASK)
mbed_official 31:42176bc3c368 307 /* CLP2 Bit Fields */
mbed_official 31:42176bc3c368 308 #define ADC_CLP2_CLP2_MASK 0xFFu
mbed_official 31:42176bc3c368 309 #define ADC_CLP2_CLP2_SHIFT 0
mbed_official 31:42176bc3c368 310 #define ADC_CLP2_CLP2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP2_CLP2_SHIFT))&ADC_CLP2_CLP2_MASK)
mbed_official 31:42176bc3c368 311 /* CLP1 Bit Fields */
mbed_official 31:42176bc3c368 312 #define ADC_CLP1_CLP1_MASK 0x7Fu
mbed_official 31:42176bc3c368 313 #define ADC_CLP1_CLP1_SHIFT 0
mbed_official 31:42176bc3c368 314 #define ADC_CLP1_CLP1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP1_CLP1_SHIFT))&ADC_CLP1_CLP1_MASK)
mbed_official 31:42176bc3c368 315 /* CLP0 Bit Fields */
mbed_official 31:42176bc3c368 316 #define ADC_CLP0_CLP0_MASK 0x3Fu
mbed_official 31:42176bc3c368 317 #define ADC_CLP0_CLP0_SHIFT 0
mbed_official 31:42176bc3c368 318 #define ADC_CLP0_CLP0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP0_CLP0_SHIFT))&ADC_CLP0_CLP0_MASK)
mbed_official 31:42176bc3c368 319 /* CLMD Bit Fields */
mbed_official 31:42176bc3c368 320 #define ADC_CLMD_CLMD_MASK 0x3Fu
mbed_official 31:42176bc3c368 321 #define ADC_CLMD_CLMD_SHIFT 0
mbed_official 31:42176bc3c368 322 #define ADC_CLMD_CLMD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMD_CLMD_SHIFT))&ADC_CLMD_CLMD_MASK)
mbed_official 31:42176bc3c368 323 /* CLMS Bit Fields */
mbed_official 31:42176bc3c368 324 #define ADC_CLMS_CLMS_MASK 0x3Fu
mbed_official 31:42176bc3c368 325 #define ADC_CLMS_CLMS_SHIFT 0
mbed_official 31:42176bc3c368 326 #define ADC_CLMS_CLMS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMS_CLMS_SHIFT))&ADC_CLMS_CLMS_MASK)
mbed_official 31:42176bc3c368 327 /* CLM4 Bit Fields */
mbed_official 31:42176bc3c368 328 #define ADC_CLM4_CLM4_MASK 0x3FFu
mbed_official 31:42176bc3c368 329 #define ADC_CLM4_CLM4_SHIFT 0
mbed_official 31:42176bc3c368 330 #define ADC_CLM4_CLM4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM4_CLM4_SHIFT))&ADC_CLM4_CLM4_MASK)
mbed_official 31:42176bc3c368 331 /* CLM3 Bit Fields */
mbed_official 31:42176bc3c368 332 #define ADC_CLM3_CLM3_MASK 0x1FFu
mbed_official 31:42176bc3c368 333 #define ADC_CLM3_CLM3_SHIFT 0
mbed_official 31:42176bc3c368 334 #define ADC_CLM3_CLM3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM3_CLM3_SHIFT))&ADC_CLM3_CLM3_MASK)
mbed_official 31:42176bc3c368 335 /* CLM2 Bit Fields */
mbed_official 31:42176bc3c368 336 #define ADC_CLM2_CLM2_MASK 0xFFu
mbed_official 31:42176bc3c368 337 #define ADC_CLM2_CLM2_SHIFT 0
mbed_official 31:42176bc3c368 338 #define ADC_CLM2_CLM2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM2_CLM2_SHIFT))&ADC_CLM2_CLM2_MASK)
mbed_official 31:42176bc3c368 339 /* CLM1 Bit Fields */
mbed_official 31:42176bc3c368 340 #define ADC_CLM1_CLM1_MASK 0x7Fu
mbed_official 31:42176bc3c368 341 #define ADC_CLM1_CLM1_SHIFT 0
mbed_official 31:42176bc3c368 342 #define ADC_CLM1_CLM1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM1_CLM1_SHIFT))&ADC_CLM1_CLM1_MASK)
mbed_official 31:42176bc3c368 343 /* CLM0 Bit Fields */
mbed_official 31:42176bc3c368 344 #define ADC_CLM0_CLM0_MASK 0x3Fu
mbed_official 31:42176bc3c368 345 #define ADC_CLM0_CLM0_SHIFT 0
mbed_official 31:42176bc3c368 346 #define ADC_CLM0_CLM0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM0_CLM0_SHIFT))&ADC_CLM0_CLM0_MASK)
mbed_official 31:42176bc3c368 347
mbed_official 31:42176bc3c368 348 /**
mbed_official 31:42176bc3c368 349 * @}
mbed_official 31:42176bc3c368 350 */ /* end of group ADC_Register_Masks */
mbed_official 31:42176bc3c368 351
mbed_official 31:42176bc3c368 352
mbed_official 31:42176bc3c368 353 /* ADC - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 354 /** Peripheral ADC0 base address */
mbed_official 31:42176bc3c368 355 #define ADC0_BASE (0x4003B000u)
mbed_official 31:42176bc3c368 356 /** Peripheral ADC0 base pointer */
mbed_official 31:42176bc3c368 357 #define ADC0 ((ADC_Type *)ADC0_BASE)
mbed_official 31:42176bc3c368 358 /** Array initializer of ADC peripheral base pointers */
mbed_official 31:42176bc3c368 359 #define ADC_BASES { ADC0 }
mbed_official 31:42176bc3c368 360
mbed_official 31:42176bc3c368 361 /**
mbed_official 31:42176bc3c368 362 * @}
mbed_official 31:42176bc3c368 363 */ /* end of group ADC_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 364
mbed_official 31:42176bc3c368 365
mbed_official 31:42176bc3c368 366 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 367 -- CMP Peripheral Access Layer
mbed_official 31:42176bc3c368 368 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 369
mbed_official 31:42176bc3c368 370 /**
mbed_official 31:42176bc3c368 371 * @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer
mbed_official 31:42176bc3c368 372 * @{
mbed_official 31:42176bc3c368 373 */
mbed_official 31:42176bc3c368 374
mbed_official 31:42176bc3c368 375 /** CMP - Register Layout Typedef */
mbed_official 31:42176bc3c368 376 typedef struct {
mbed_official 31:42176bc3c368 377 __IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
mbed_official 31:42176bc3c368 378 __IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
mbed_official 31:42176bc3c368 379 __IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
mbed_official 31:42176bc3c368 380 __IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
mbed_official 31:42176bc3c368 381 __IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
mbed_official 31:42176bc3c368 382 __IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
mbed_official 31:42176bc3c368 383 } CMP_Type;
mbed_official 31:42176bc3c368 384
mbed_official 31:42176bc3c368 385 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 386 -- CMP Register Masks
mbed_official 31:42176bc3c368 387 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 388
mbed_official 31:42176bc3c368 389 /**
mbed_official 31:42176bc3c368 390 * @addtogroup CMP_Register_Masks CMP Register Masks
mbed_official 31:42176bc3c368 391 * @{
mbed_official 31:42176bc3c368 392 */
mbed_official 31:42176bc3c368 393
mbed_official 31:42176bc3c368 394 /* CR0 Bit Fields */
mbed_official 31:42176bc3c368 395 #define CMP_CR0_HYSTCTR_MASK 0x3u
mbed_official 31:42176bc3c368 396 #define CMP_CR0_HYSTCTR_SHIFT 0
mbed_official 31:42176bc3c368 397 #define CMP_CR0_HYSTCTR(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_HYSTCTR_SHIFT))&CMP_CR0_HYSTCTR_MASK)
mbed_official 31:42176bc3c368 398 #define CMP_CR0_FILTER_CNT_MASK 0x70u
mbed_official 31:42176bc3c368 399 #define CMP_CR0_FILTER_CNT_SHIFT 4
mbed_official 31:42176bc3c368 400 #define CMP_CR0_FILTER_CNT(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_FILTER_CNT_SHIFT))&CMP_CR0_FILTER_CNT_MASK)
mbed_official 31:42176bc3c368 401 /* CR1 Bit Fields */
mbed_official 31:42176bc3c368 402 #define CMP_CR1_EN_MASK 0x1u
mbed_official 31:42176bc3c368 403 #define CMP_CR1_EN_SHIFT 0
mbed_official 31:42176bc3c368 404 #define CMP_CR1_OPE_MASK 0x2u
mbed_official 31:42176bc3c368 405 #define CMP_CR1_OPE_SHIFT 1
mbed_official 31:42176bc3c368 406 #define CMP_CR1_COS_MASK 0x4u
mbed_official 31:42176bc3c368 407 #define CMP_CR1_COS_SHIFT 2
mbed_official 31:42176bc3c368 408 #define CMP_CR1_INV_MASK 0x8u
mbed_official 31:42176bc3c368 409 #define CMP_CR1_INV_SHIFT 3
mbed_official 31:42176bc3c368 410 #define CMP_CR1_PMODE_MASK 0x10u
mbed_official 31:42176bc3c368 411 #define CMP_CR1_PMODE_SHIFT 4
mbed_official 31:42176bc3c368 412 #define CMP_CR1_TRIGM_MASK 0x20u
mbed_official 31:42176bc3c368 413 #define CMP_CR1_TRIGM_SHIFT 5
mbed_official 31:42176bc3c368 414 #define CMP_CR1_WE_MASK 0x40u
mbed_official 31:42176bc3c368 415 #define CMP_CR1_WE_SHIFT 6
mbed_official 31:42176bc3c368 416 #define CMP_CR1_SE_MASK 0x80u
mbed_official 31:42176bc3c368 417 #define CMP_CR1_SE_SHIFT 7
mbed_official 31:42176bc3c368 418 /* FPR Bit Fields */
mbed_official 31:42176bc3c368 419 #define CMP_FPR_FILT_PER_MASK 0xFFu
mbed_official 31:42176bc3c368 420 #define CMP_FPR_FILT_PER_SHIFT 0
mbed_official 31:42176bc3c368 421 #define CMP_FPR_FILT_PER(x) (((uint8_t)(((uint8_t)(x))<<CMP_FPR_FILT_PER_SHIFT))&CMP_FPR_FILT_PER_MASK)
mbed_official 31:42176bc3c368 422 /* SCR Bit Fields */
mbed_official 31:42176bc3c368 423 #define CMP_SCR_COUT_MASK 0x1u
mbed_official 31:42176bc3c368 424 #define CMP_SCR_COUT_SHIFT 0
mbed_official 31:42176bc3c368 425 #define CMP_SCR_CFF_MASK 0x2u
mbed_official 31:42176bc3c368 426 #define CMP_SCR_CFF_SHIFT 1
mbed_official 31:42176bc3c368 427 #define CMP_SCR_CFR_MASK 0x4u
mbed_official 31:42176bc3c368 428 #define CMP_SCR_CFR_SHIFT 2
mbed_official 31:42176bc3c368 429 #define CMP_SCR_IEF_MASK 0x8u
mbed_official 31:42176bc3c368 430 #define CMP_SCR_IEF_SHIFT 3
mbed_official 31:42176bc3c368 431 #define CMP_SCR_IER_MASK 0x10u
mbed_official 31:42176bc3c368 432 #define CMP_SCR_IER_SHIFT 4
mbed_official 31:42176bc3c368 433 #define CMP_SCR_DMAEN_MASK 0x40u
mbed_official 31:42176bc3c368 434 #define CMP_SCR_DMAEN_SHIFT 6
mbed_official 31:42176bc3c368 435 /* DACCR Bit Fields */
mbed_official 31:42176bc3c368 436 #define CMP_DACCR_VOSEL_MASK 0x3Fu
mbed_official 31:42176bc3c368 437 #define CMP_DACCR_VOSEL_SHIFT 0
mbed_official 31:42176bc3c368 438 #define CMP_DACCR_VOSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_DACCR_VOSEL_SHIFT))&CMP_DACCR_VOSEL_MASK)
mbed_official 31:42176bc3c368 439 #define CMP_DACCR_VRSEL_MASK 0x40u
mbed_official 31:42176bc3c368 440 #define CMP_DACCR_VRSEL_SHIFT 6
mbed_official 31:42176bc3c368 441 #define CMP_DACCR_DACEN_MASK 0x80u
mbed_official 31:42176bc3c368 442 #define CMP_DACCR_DACEN_SHIFT 7
mbed_official 31:42176bc3c368 443 /* MUXCR Bit Fields */
mbed_official 31:42176bc3c368 444 #define CMP_MUXCR_MSEL_MASK 0x7u
mbed_official 31:42176bc3c368 445 #define CMP_MUXCR_MSEL_SHIFT 0
mbed_official 31:42176bc3c368 446 #define CMP_MUXCR_MSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_MSEL_SHIFT))&CMP_MUXCR_MSEL_MASK)
mbed_official 31:42176bc3c368 447 #define CMP_MUXCR_PSEL_MASK 0x38u
mbed_official 31:42176bc3c368 448 #define CMP_MUXCR_PSEL_SHIFT 3
mbed_official 31:42176bc3c368 449 #define CMP_MUXCR_PSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_PSEL_SHIFT))&CMP_MUXCR_PSEL_MASK)
mbed_official 31:42176bc3c368 450 #define CMP_MUXCR_PSTM_MASK 0x40u
mbed_official 31:42176bc3c368 451 #define CMP_MUXCR_PSTM_SHIFT 6
mbed_official 31:42176bc3c368 452
mbed_official 31:42176bc3c368 453 /**
mbed_official 31:42176bc3c368 454 * @}
mbed_official 31:42176bc3c368 455 */ /* end of group CMP_Register_Masks */
mbed_official 31:42176bc3c368 456
mbed_official 31:42176bc3c368 457
mbed_official 31:42176bc3c368 458 /* CMP - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 459 /** Peripheral CMP0 base address */
mbed_official 31:42176bc3c368 460 #define CMP0_BASE (0x40073000u)
mbed_official 31:42176bc3c368 461 /** Peripheral CMP0 base pointer */
mbed_official 31:42176bc3c368 462 #define CMP0 ((CMP_Type *)CMP0_BASE)
mbed_official 31:42176bc3c368 463 /** Array initializer of CMP peripheral base pointers */
mbed_official 31:42176bc3c368 464 #define CMP_BASES { CMP0 }
mbed_official 31:42176bc3c368 465
mbed_official 31:42176bc3c368 466 /**
mbed_official 31:42176bc3c368 467 * @}
mbed_official 31:42176bc3c368 468 */ /* end of group CMP_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 469
mbed_official 31:42176bc3c368 470
mbed_official 31:42176bc3c368 471 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 472 -- DAC Peripheral Access Layer
mbed_official 31:42176bc3c368 473 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 474
mbed_official 31:42176bc3c368 475 /**
mbed_official 31:42176bc3c368 476 * @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer
mbed_official 31:42176bc3c368 477 * @{
mbed_official 31:42176bc3c368 478 */
mbed_official 31:42176bc3c368 479
mbed_official 31:42176bc3c368 480 /** DAC - Register Layout Typedef */
mbed_official 31:42176bc3c368 481 typedef struct {
mbed_official 31:42176bc3c368 482 struct { /* offset: 0x0, array step: 0x2 */
mbed_official 31:42176bc3c368 483 __IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
mbed_official 31:42176bc3c368 484 __IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
mbed_official 31:42176bc3c368 485 } DAT[2];
mbed_official 31:42176bc3c368 486 uint8_t RESERVED_0[28];
mbed_official 31:42176bc3c368 487 __IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
mbed_official 31:42176bc3c368 488 __IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
mbed_official 31:42176bc3c368 489 __IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
mbed_official 31:42176bc3c368 490 __IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
mbed_official 31:42176bc3c368 491 } DAC_Type;
mbed_official 31:42176bc3c368 492
mbed_official 31:42176bc3c368 493 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 494 -- DAC Register Masks
mbed_official 31:42176bc3c368 495 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 496
mbed_official 31:42176bc3c368 497 /**
mbed_official 31:42176bc3c368 498 * @addtogroup DAC_Register_Masks DAC Register Masks
mbed_official 31:42176bc3c368 499 * @{
mbed_official 31:42176bc3c368 500 */
mbed_official 31:42176bc3c368 501
mbed_official 31:42176bc3c368 502 /* DATL Bit Fields */
mbed_official 31:42176bc3c368 503 #define DAC_DATL_DATA0_MASK 0xFFu
mbed_official 31:42176bc3c368 504 #define DAC_DATL_DATA0_SHIFT 0
mbed_official 31:42176bc3c368 505 #define DAC_DATL_DATA0(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATL_DATA0_SHIFT))&DAC_DATL_DATA0_MASK)
mbed_official 31:42176bc3c368 506 /* DATH Bit Fields */
mbed_official 31:42176bc3c368 507 #define DAC_DATH_DATA1_MASK 0xFu
mbed_official 31:42176bc3c368 508 #define DAC_DATH_DATA1_SHIFT 0
mbed_official 31:42176bc3c368 509 #define DAC_DATH_DATA1(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATH_DATA1_SHIFT))&DAC_DATH_DATA1_MASK)
mbed_official 31:42176bc3c368 510 /* SR Bit Fields */
mbed_official 31:42176bc3c368 511 #define DAC_SR_DACBFRPBF_MASK 0x1u
mbed_official 31:42176bc3c368 512 #define DAC_SR_DACBFRPBF_SHIFT 0
mbed_official 31:42176bc3c368 513 #define DAC_SR_DACBFRPTF_MASK 0x2u
mbed_official 31:42176bc3c368 514 #define DAC_SR_DACBFRPTF_SHIFT 1
mbed_official 31:42176bc3c368 515 /* C0 Bit Fields */
mbed_official 31:42176bc3c368 516 #define DAC_C0_DACBBIEN_MASK 0x1u
mbed_official 31:42176bc3c368 517 #define DAC_C0_DACBBIEN_SHIFT 0
mbed_official 31:42176bc3c368 518 #define DAC_C0_DACBTIEN_MASK 0x2u
mbed_official 31:42176bc3c368 519 #define DAC_C0_DACBTIEN_SHIFT 1
mbed_official 31:42176bc3c368 520 #define DAC_C0_LPEN_MASK 0x8u
mbed_official 31:42176bc3c368 521 #define DAC_C0_LPEN_SHIFT 3
mbed_official 31:42176bc3c368 522 #define DAC_C0_DACSWTRG_MASK 0x10u
mbed_official 31:42176bc3c368 523 #define DAC_C0_DACSWTRG_SHIFT 4
mbed_official 31:42176bc3c368 524 #define DAC_C0_DACTRGSEL_MASK 0x20u
mbed_official 31:42176bc3c368 525 #define DAC_C0_DACTRGSEL_SHIFT 5
mbed_official 31:42176bc3c368 526 #define DAC_C0_DACRFS_MASK 0x40u
mbed_official 31:42176bc3c368 527 #define DAC_C0_DACRFS_SHIFT 6
mbed_official 31:42176bc3c368 528 #define DAC_C0_DACEN_MASK 0x80u
mbed_official 31:42176bc3c368 529 #define DAC_C0_DACEN_SHIFT 7
mbed_official 31:42176bc3c368 530 /* C1 Bit Fields */
mbed_official 31:42176bc3c368 531 #define DAC_C1_DACBFEN_MASK 0x1u
mbed_official 31:42176bc3c368 532 #define DAC_C1_DACBFEN_SHIFT 0
mbed_official 31:42176bc3c368 533 #define DAC_C1_DACBFMD_MASK 0x4u
mbed_official 31:42176bc3c368 534 #define DAC_C1_DACBFMD_SHIFT 2
mbed_official 31:42176bc3c368 535 #define DAC_C1_DMAEN_MASK 0x80u
mbed_official 31:42176bc3c368 536 #define DAC_C1_DMAEN_SHIFT 7
mbed_official 31:42176bc3c368 537 /* C2 Bit Fields */
mbed_official 31:42176bc3c368 538 #define DAC_C2_DACBFUP_MASK 0x1u
mbed_official 31:42176bc3c368 539 #define DAC_C2_DACBFUP_SHIFT 0
mbed_official 31:42176bc3c368 540 #define DAC_C2_DACBFRP_MASK 0x10u
mbed_official 31:42176bc3c368 541 #define DAC_C2_DACBFRP_SHIFT 4
mbed_official 31:42176bc3c368 542
mbed_official 31:42176bc3c368 543 /**
mbed_official 31:42176bc3c368 544 * @}
mbed_official 31:42176bc3c368 545 */ /* end of group DAC_Register_Masks */
mbed_official 31:42176bc3c368 546
mbed_official 31:42176bc3c368 547
mbed_official 31:42176bc3c368 548 /* DAC - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 549 /** Peripheral DAC0 base address */
mbed_official 31:42176bc3c368 550 #define DAC0_BASE (0x4003F000u)
mbed_official 31:42176bc3c368 551 /** Peripheral DAC0 base pointer */
mbed_official 31:42176bc3c368 552 #define DAC0 ((DAC_Type *)DAC0_BASE)
mbed_official 31:42176bc3c368 553 /** Array initializer of DAC peripheral base pointers */
mbed_official 31:42176bc3c368 554 #define DAC_BASES { DAC0 }
mbed_official 31:42176bc3c368 555
mbed_official 31:42176bc3c368 556 /**
mbed_official 31:42176bc3c368 557 * @}
mbed_official 31:42176bc3c368 558 */ /* end of group DAC_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 559
mbed_official 31:42176bc3c368 560
mbed_official 31:42176bc3c368 561 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 562 -- DMA Peripheral Access Layer
mbed_official 31:42176bc3c368 563 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 564
mbed_official 31:42176bc3c368 565 /**
mbed_official 31:42176bc3c368 566 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
mbed_official 31:42176bc3c368 567 * @{
mbed_official 31:42176bc3c368 568 */
mbed_official 31:42176bc3c368 569
mbed_official 31:42176bc3c368 570 /** DMA - Register Layout Typedef */
mbed_official 31:42176bc3c368 571 typedef struct {
mbed_official 31:42176bc3c368 572 union { /* offset: 0x0 */
mbed_official 31:42176bc3c368 573 __IO uint8_t REQC_ARR[4]; /**< DMA_REQC0 register...DMA_REQC3 register., array offset: 0x0, array step: 0x1 */
mbed_official 31:42176bc3c368 574 };
mbed_official 31:42176bc3c368 575 uint8_t RESERVED_0[252];
mbed_official 31:42176bc3c368 576 struct { /* offset: 0x100, array step: 0x10 */
mbed_official 31:42176bc3c368 577 __IO uint32_t SAR; /**< Source Address Register, array offset: 0x100, array step: 0x10 */
mbed_official 31:42176bc3c368 578 __IO uint32_t DAR; /**< Destination Address Register, array offset: 0x104, array step: 0x10 */
mbed_official 31:42176bc3c368 579 union { /* offset: 0x108, array step: 0x10 */
mbed_official 31:42176bc3c368 580 __IO uint32_t DSR_BCR; /**< DMA Status Register / Byte Count Register, array offset: 0x108, array step: 0x10 */
mbed_official 31:42176bc3c368 581 struct { /* offset: 0x108, array step: 0x10 */
mbed_official 31:42176bc3c368 582 uint8_t RESERVED_0[3];
mbed_official 31:42176bc3c368 583 __IO uint8_t DSR; /**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 */
mbed_official 31:42176bc3c368 584 } DMA_DSR_ACCESS8BIT;
mbed_official 31:42176bc3c368 585 };
mbed_official 31:42176bc3c368 586 __IO uint32_t DCR; /**< DMA Control Register, array offset: 0x10C, array step: 0x10 */
mbed_official 31:42176bc3c368 587 } DMA[4];
mbed_official 31:42176bc3c368 588 } DMA_Type;
mbed_official 31:42176bc3c368 589
mbed_official 31:42176bc3c368 590 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 591 -- DMA Register Masks
mbed_official 31:42176bc3c368 592 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 593
mbed_official 31:42176bc3c368 594 /**
mbed_official 31:42176bc3c368 595 * @addtogroup DMA_Register_Masks DMA Register Masks
mbed_official 31:42176bc3c368 596 * @{
mbed_official 31:42176bc3c368 597 */
mbed_official 31:42176bc3c368 598
mbed_official 31:42176bc3c368 599 /* REQC_ARR Bit Fields */
mbed_official 31:42176bc3c368 600 #define DMA_REQC_ARR_DMAC_MASK 0xFu
mbed_official 31:42176bc3c368 601 #define DMA_REQC_ARR_DMAC_SHIFT 0
mbed_official 31:42176bc3c368 602 #define DMA_REQC_ARR_DMAC(x) (((uint8_t)(((uint8_t)(x))<<DMA_REQC_ARR_DMAC_SHIFT))&DMA_REQC_ARR_DMAC_MASK)
mbed_official 31:42176bc3c368 603 #define DMA_REQC_ARR_CFSM_MASK 0x80u
mbed_official 31:42176bc3c368 604 #define DMA_REQC_ARR_CFSM_SHIFT 7
mbed_official 31:42176bc3c368 605 /* SAR Bit Fields */
mbed_official 31:42176bc3c368 606 #define DMA_SAR_SAR_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 607 #define DMA_SAR_SAR_SHIFT 0
mbed_official 31:42176bc3c368 608 #define DMA_SAR_SAR(x) (((uint32_t)(((uint32_t)(x))<<DMA_SAR_SAR_SHIFT))&DMA_SAR_SAR_MASK)
mbed_official 31:42176bc3c368 609 /* DAR Bit Fields */
mbed_official 31:42176bc3c368 610 #define DMA_DAR_DAR_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 611 #define DMA_DAR_DAR_SHIFT 0
mbed_official 31:42176bc3c368 612 #define DMA_DAR_DAR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DAR_DAR_SHIFT))&DMA_DAR_DAR_MASK)
mbed_official 31:42176bc3c368 613 /* DSR_BCR Bit Fields */
mbed_official 31:42176bc3c368 614 #define DMA_DSR_BCR_BCR_MASK 0xFFFFFFu
mbed_official 31:42176bc3c368 615 #define DMA_DSR_BCR_BCR_SHIFT 0
mbed_official 31:42176bc3c368 616 #define DMA_DSR_BCR_BCR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DSR_BCR_BCR_SHIFT))&DMA_DSR_BCR_BCR_MASK)
mbed_official 31:42176bc3c368 617 #define DMA_DSR_BCR_DONE_MASK 0x1000000u
mbed_official 31:42176bc3c368 618 #define DMA_DSR_BCR_DONE_SHIFT 24
mbed_official 31:42176bc3c368 619 #define DMA_DSR_BCR_BSY_MASK 0x2000000u
mbed_official 31:42176bc3c368 620 #define DMA_DSR_BCR_BSY_SHIFT 25
mbed_official 31:42176bc3c368 621 #define DMA_DSR_BCR_REQ_MASK 0x4000000u
mbed_official 31:42176bc3c368 622 #define DMA_DSR_BCR_REQ_SHIFT 26
mbed_official 31:42176bc3c368 623 #define DMA_DSR_BCR_BED_MASK 0x10000000u
mbed_official 31:42176bc3c368 624 #define DMA_DSR_BCR_BED_SHIFT 28
mbed_official 31:42176bc3c368 625 #define DMA_DSR_BCR_BES_MASK 0x20000000u
mbed_official 31:42176bc3c368 626 #define DMA_DSR_BCR_BES_SHIFT 29
mbed_official 31:42176bc3c368 627 #define DMA_DSR_BCR_CE_MASK 0x40000000u
mbed_official 31:42176bc3c368 628 #define DMA_DSR_BCR_CE_SHIFT 30
mbed_official 31:42176bc3c368 629 /* DCR Bit Fields */
mbed_official 31:42176bc3c368 630 #define DMA_DCR_LCH2_MASK 0x3u
mbed_official 31:42176bc3c368 631 #define DMA_DCR_LCH2_SHIFT 0
mbed_official 31:42176bc3c368 632 #define DMA_DCR_LCH2(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_LCH2_SHIFT))&DMA_DCR_LCH2_MASK)
mbed_official 31:42176bc3c368 633 #define DMA_DCR_LCH1_MASK 0xCu
mbed_official 31:42176bc3c368 634 #define DMA_DCR_LCH1_SHIFT 2
mbed_official 31:42176bc3c368 635 #define DMA_DCR_LCH1(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_LCH1_SHIFT))&DMA_DCR_LCH1_MASK)
mbed_official 31:42176bc3c368 636 #define DMA_DCR_LINKCC_MASK 0x30u
mbed_official 31:42176bc3c368 637 #define DMA_DCR_LINKCC_SHIFT 4
mbed_official 31:42176bc3c368 638 #define DMA_DCR_LINKCC(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_LINKCC_SHIFT))&DMA_DCR_LINKCC_MASK)
mbed_official 31:42176bc3c368 639 #define DMA_DCR_D_REQ_MASK 0x80u
mbed_official 31:42176bc3c368 640 #define DMA_DCR_D_REQ_SHIFT 7
mbed_official 31:42176bc3c368 641 #define DMA_DCR_DMOD_MASK 0xF00u
mbed_official 31:42176bc3c368 642 #define DMA_DCR_DMOD_SHIFT 8
mbed_official 31:42176bc3c368 643 #define DMA_DCR_DMOD(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_DMOD_SHIFT))&DMA_DCR_DMOD_MASK)
mbed_official 31:42176bc3c368 644 #define DMA_DCR_SMOD_MASK 0xF000u
mbed_official 31:42176bc3c368 645 #define DMA_DCR_SMOD_SHIFT 12
mbed_official 31:42176bc3c368 646 #define DMA_DCR_SMOD(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_SMOD_SHIFT))&DMA_DCR_SMOD_MASK)
mbed_official 31:42176bc3c368 647 #define DMA_DCR_START_MASK 0x10000u
mbed_official 31:42176bc3c368 648 #define DMA_DCR_START_SHIFT 16
mbed_official 31:42176bc3c368 649 #define DMA_DCR_DSIZE_MASK 0x60000u
mbed_official 31:42176bc3c368 650 #define DMA_DCR_DSIZE_SHIFT 17
mbed_official 31:42176bc3c368 651 #define DMA_DCR_DSIZE(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_DSIZE_SHIFT))&DMA_DCR_DSIZE_MASK)
mbed_official 31:42176bc3c368 652 #define DMA_DCR_DINC_MASK 0x80000u
mbed_official 31:42176bc3c368 653 #define DMA_DCR_DINC_SHIFT 19
mbed_official 31:42176bc3c368 654 #define DMA_DCR_SSIZE_MASK 0x300000u
mbed_official 31:42176bc3c368 655 #define DMA_DCR_SSIZE_SHIFT 20
mbed_official 31:42176bc3c368 656 #define DMA_DCR_SSIZE(x) (((uint32_t)(((uint32_t)(x))<<DMA_DCR_SSIZE_SHIFT))&DMA_DCR_SSIZE_MASK)
mbed_official 31:42176bc3c368 657 #define DMA_DCR_SINC_MASK 0x400000u
mbed_official 31:42176bc3c368 658 #define DMA_DCR_SINC_SHIFT 22
mbed_official 31:42176bc3c368 659 #define DMA_DCR_EADREQ_MASK 0x800000u
mbed_official 31:42176bc3c368 660 #define DMA_DCR_EADREQ_SHIFT 23
mbed_official 31:42176bc3c368 661 #define DMA_DCR_AA_MASK 0x10000000u
mbed_official 31:42176bc3c368 662 #define DMA_DCR_AA_SHIFT 28
mbed_official 31:42176bc3c368 663 #define DMA_DCR_CS_MASK 0x20000000u
mbed_official 31:42176bc3c368 664 #define DMA_DCR_CS_SHIFT 29
mbed_official 31:42176bc3c368 665 #define DMA_DCR_ERQ_MASK 0x40000000u
mbed_official 31:42176bc3c368 666 #define DMA_DCR_ERQ_SHIFT 30
mbed_official 31:42176bc3c368 667 #define DMA_DCR_EINT_MASK 0x80000000u
mbed_official 31:42176bc3c368 668 #define DMA_DCR_EINT_SHIFT 31
mbed_official 31:42176bc3c368 669
mbed_official 31:42176bc3c368 670 /**
mbed_official 31:42176bc3c368 671 * @}
mbed_official 31:42176bc3c368 672 */ /* end of group DMA_Register_Masks */
mbed_official 31:42176bc3c368 673
mbed_official 31:42176bc3c368 674
mbed_official 31:42176bc3c368 675 /* DMA - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 676 /** Peripheral DMA base address */
mbed_official 31:42176bc3c368 677 #define DMA_BASE (0x40008000u)
mbed_official 31:42176bc3c368 678 /** Peripheral DMA base pointer */
mbed_official 31:42176bc3c368 679 #define DMA0 ((DMA_Type *)DMA_BASE)
mbed_official 31:42176bc3c368 680 /** Array initializer of DMA peripheral base pointers */
mbed_official 31:42176bc3c368 681 #define DMA_BASES { DMA0 }
mbed_official 31:42176bc3c368 682
mbed_official 31:42176bc3c368 683 /**
mbed_official 31:42176bc3c368 684 * @}
mbed_official 31:42176bc3c368 685 */ /* end of group DMA_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 686
mbed_official 31:42176bc3c368 687
mbed_official 31:42176bc3c368 688 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 689 -- DMAMUX Peripheral Access Layer
mbed_official 31:42176bc3c368 690 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 691
mbed_official 31:42176bc3c368 692 /**
mbed_official 31:42176bc3c368 693 * @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer
mbed_official 31:42176bc3c368 694 * @{
mbed_official 31:42176bc3c368 695 */
mbed_official 31:42176bc3c368 696
mbed_official 31:42176bc3c368 697 /** DMAMUX - Register Layout Typedef */
mbed_official 31:42176bc3c368 698 typedef struct {
mbed_official 31:42176bc3c368 699 __IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
mbed_official 31:42176bc3c368 700 } DMAMUX_Type;
mbed_official 31:42176bc3c368 701
mbed_official 31:42176bc3c368 702 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 703 -- DMAMUX Register Masks
mbed_official 31:42176bc3c368 704 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 705
mbed_official 31:42176bc3c368 706 /**
mbed_official 31:42176bc3c368 707 * @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks
mbed_official 31:42176bc3c368 708 * @{
mbed_official 31:42176bc3c368 709 */
mbed_official 31:42176bc3c368 710
mbed_official 31:42176bc3c368 711 /* CHCFG Bit Fields */
mbed_official 31:42176bc3c368 712 #define DMAMUX_CHCFG_SOURCE_MASK 0x3Fu
mbed_official 31:42176bc3c368 713 #define DMAMUX_CHCFG_SOURCE_SHIFT 0
mbed_official 31:42176bc3c368 714 #define DMAMUX_CHCFG_SOURCE(x) (((uint8_t)(((uint8_t)(x))<<DMAMUX_CHCFG_SOURCE_SHIFT))&DMAMUX_CHCFG_SOURCE_MASK)
mbed_official 31:42176bc3c368 715 #define DMAMUX_CHCFG_TRIG_MASK 0x40u
mbed_official 31:42176bc3c368 716 #define DMAMUX_CHCFG_TRIG_SHIFT 6
mbed_official 31:42176bc3c368 717 #define DMAMUX_CHCFG_ENBL_MASK 0x80u
mbed_official 31:42176bc3c368 718 #define DMAMUX_CHCFG_ENBL_SHIFT 7
mbed_official 31:42176bc3c368 719
mbed_official 31:42176bc3c368 720 /**
mbed_official 31:42176bc3c368 721 * @}
mbed_official 31:42176bc3c368 722 */ /* end of group DMAMUX_Register_Masks */
mbed_official 31:42176bc3c368 723
mbed_official 31:42176bc3c368 724
mbed_official 31:42176bc3c368 725 /* DMAMUX - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 726 /** Peripheral DMAMUX0 base address */
mbed_official 31:42176bc3c368 727 #define DMAMUX0_BASE (0x40021000u)
mbed_official 31:42176bc3c368 728 /** Peripheral DMAMUX0 base pointer */
mbed_official 31:42176bc3c368 729 #define DMAMUX0 ((DMAMUX_Type *)DMAMUX0_BASE)
mbed_official 31:42176bc3c368 730 /** Array initializer of DMAMUX peripheral base pointers */
mbed_official 31:42176bc3c368 731 #define DMAMUX_BASES { DMAMUX0 }
mbed_official 31:42176bc3c368 732
mbed_official 31:42176bc3c368 733 /**
mbed_official 31:42176bc3c368 734 * @}
mbed_official 31:42176bc3c368 735 */ /* end of group DMAMUX_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 736
mbed_official 31:42176bc3c368 737
mbed_official 31:42176bc3c368 738 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 739 -- FGPIO Peripheral Access Layer
mbed_official 31:42176bc3c368 740 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 741
mbed_official 31:42176bc3c368 742 /**
mbed_official 31:42176bc3c368 743 * @addtogroup FGPIO_Peripheral_Access_Layer FGPIO Peripheral Access Layer
mbed_official 31:42176bc3c368 744 * @{
mbed_official 31:42176bc3c368 745 */
mbed_official 31:42176bc3c368 746
mbed_official 31:42176bc3c368 747 /** FGPIO - Register Layout Typedef */
mbed_official 31:42176bc3c368 748 typedef struct {
mbed_official 31:42176bc3c368 749 __IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
mbed_official 31:42176bc3c368 750 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
mbed_official 31:42176bc3c368 751 __O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
mbed_official 31:42176bc3c368 752 __O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
mbed_official 31:42176bc3c368 753 __I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
mbed_official 31:42176bc3c368 754 __IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
mbed_official 31:42176bc3c368 755 } FGPIO_Type;
mbed_official 31:42176bc3c368 756
mbed_official 31:42176bc3c368 757 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 758 -- FGPIO Register Masks
mbed_official 31:42176bc3c368 759 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 760
mbed_official 31:42176bc3c368 761 /**
mbed_official 31:42176bc3c368 762 * @addtogroup FGPIO_Register_Masks FGPIO Register Masks
mbed_official 31:42176bc3c368 763 * @{
mbed_official 31:42176bc3c368 764 */
mbed_official 31:42176bc3c368 765
mbed_official 31:42176bc3c368 766 /* PDOR Bit Fields */
mbed_official 31:42176bc3c368 767 #define FGPIO_PDOR_PDO_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 768 #define FGPIO_PDOR_PDO_SHIFT 0
mbed_official 31:42176bc3c368 769 #define FGPIO_PDOR_PDO(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PDOR_PDO_SHIFT))&FGPIO_PDOR_PDO_MASK)
mbed_official 31:42176bc3c368 770 /* PSOR Bit Fields */
mbed_official 31:42176bc3c368 771 #define FGPIO_PSOR_PTSO_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 772 #define FGPIO_PSOR_PTSO_SHIFT 0
mbed_official 31:42176bc3c368 773 #define FGPIO_PSOR_PTSO(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PSOR_PTSO_SHIFT))&FGPIO_PSOR_PTSO_MASK)
mbed_official 31:42176bc3c368 774 /* PCOR Bit Fields */
mbed_official 31:42176bc3c368 775 #define FGPIO_PCOR_PTCO_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 776 #define FGPIO_PCOR_PTCO_SHIFT 0
mbed_official 31:42176bc3c368 777 #define FGPIO_PCOR_PTCO(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PCOR_PTCO_SHIFT))&FGPIO_PCOR_PTCO_MASK)
mbed_official 31:42176bc3c368 778 /* PTOR Bit Fields */
mbed_official 31:42176bc3c368 779 #define FGPIO_PTOR_PTTO_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 780 #define FGPIO_PTOR_PTTO_SHIFT 0
mbed_official 31:42176bc3c368 781 #define FGPIO_PTOR_PTTO(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PTOR_PTTO_SHIFT))&FGPIO_PTOR_PTTO_MASK)
mbed_official 31:42176bc3c368 782 /* PDIR Bit Fields */
mbed_official 31:42176bc3c368 783 #define FGPIO_PDIR_PDI_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 784 #define FGPIO_PDIR_PDI_SHIFT 0
mbed_official 31:42176bc3c368 785 #define FGPIO_PDIR_PDI(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PDIR_PDI_SHIFT))&FGPIO_PDIR_PDI_MASK)
mbed_official 31:42176bc3c368 786 /* PDDR Bit Fields */
mbed_official 31:42176bc3c368 787 #define FGPIO_PDDR_PDD_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 788 #define FGPIO_PDDR_PDD_SHIFT 0
mbed_official 31:42176bc3c368 789 #define FGPIO_PDDR_PDD(x) (((uint32_t)(((uint32_t)(x))<<FGPIO_PDDR_PDD_SHIFT))&FGPIO_PDDR_PDD_MASK)
mbed_official 31:42176bc3c368 790
mbed_official 31:42176bc3c368 791 /**
mbed_official 31:42176bc3c368 792 * @}
mbed_official 31:42176bc3c368 793 */ /* end of group FGPIO_Register_Masks */
mbed_official 31:42176bc3c368 794
mbed_official 31:42176bc3c368 795
mbed_official 31:42176bc3c368 796 /* FGPIO - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 797 /** Peripheral FPTA base address */
mbed_official 31:42176bc3c368 798 #define FPTA_BASE (0xF80FF000u)
mbed_official 31:42176bc3c368 799 /** Peripheral FPTA base pointer */
mbed_official 31:42176bc3c368 800 #define FPTA ((FGPIO_Type *)FPTA_BASE)
mbed_official 31:42176bc3c368 801 /** Peripheral FPTB base address */
mbed_official 31:42176bc3c368 802 #define FPTB_BASE (0xF80FF040u)
mbed_official 31:42176bc3c368 803 /** Peripheral FPTB base pointer */
mbed_official 31:42176bc3c368 804 #define FPTB ((FGPIO_Type *)FPTB_BASE)
mbed_official 31:42176bc3c368 805 /** Peripheral FPTC base address */
mbed_official 31:42176bc3c368 806 #define FPTC_BASE (0xF80FF080u)
mbed_official 31:42176bc3c368 807 /** Peripheral FPTC base pointer */
mbed_official 31:42176bc3c368 808 #define FPTC ((FGPIO_Type *)FPTC_BASE)
mbed_official 31:42176bc3c368 809 /** Peripheral FPTD base address */
mbed_official 31:42176bc3c368 810 #define FPTD_BASE (0xF80FF0C0u)
mbed_official 31:42176bc3c368 811 /** Peripheral FPTD base pointer */
mbed_official 31:42176bc3c368 812 #define FPTD ((FGPIO_Type *)FPTD_BASE)
mbed_official 31:42176bc3c368 813 /** Peripheral FPTE base address */
mbed_official 31:42176bc3c368 814 #define FPTE_BASE (0xF80FF100u)
mbed_official 31:42176bc3c368 815 /** Peripheral FPTE base pointer */
mbed_official 31:42176bc3c368 816 #define FPTE ((FGPIO_Type *)FPTE_BASE)
mbed_official 31:42176bc3c368 817 /** Array initializer of FGPIO peripheral base pointers */
mbed_official 31:42176bc3c368 818 #define FGPIO_BASES { FPTA, FPTB, FPTC, FPTD, FPTE }
mbed_official 31:42176bc3c368 819
mbed_official 31:42176bc3c368 820 /**
mbed_official 31:42176bc3c368 821 * @}
mbed_official 31:42176bc3c368 822 */ /* end of group FGPIO_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 823
mbed_official 31:42176bc3c368 824
mbed_official 31:42176bc3c368 825 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 826 -- FTFA Peripheral Access Layer
mbed_official 31:42176bc3c368 827 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 828
mbed_official 31:42176bc3c368 829 /**
mbed_official 31:42176bc3c368 830 * @addtogroup FTFA_Peripheral_Access_Layer FTFA Peripheral Access Layer
mbed_official 31:42176bc3c368 831 * @{
mbed_official 31:42176bc3c368 832 */
mbed_official 31:42176bc3c368 833
mbed_official 31:42176bc3c368 834 /** FTFA - Register Layout Typedef */
mbed_official 31:42176bc3c368 835 typedef struct {
mbed_official 31:42176bc3c368 836 __IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
mbed_official 31:42176bc3c368 837 __IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
mbed_official 31:42176bc3c368 838 __I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
mbed_official 31:42176bc3c368 839 __I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
mbed_official 31:42176bc3c368 840 __IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
mbed_official 31:42176bc3c368 841 __IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
mbed_official 31:42176bc3c368 842 __IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
mbed_official 31:42176bc3c368 843 __IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
mbed_official 31:42176bc3c368 844 __IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
mbed_official 31:42176bc3c368 845 __IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
mbed_official 31:42176bc3c368 846 __IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
mbed_official 31:42176bc3c368 847 __IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
mbed_official 31:42176bc3c368 848 __IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
mbed_official 31:42176bc3c368 849 __IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
mbed_official 31:42176bc3c368 850 __IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
mbed_official 31:42176bc3c368 851 __IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
mbed_official 31:42176bc3c368 852 __IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
mbed_official 31:42176bc3c368 853 __IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
mbed_official 31:42176bc3c368 854 __IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
mbed_official 31:42176bc3c368 855 __IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
mbed_official 31:42176bc3c368 856 } FTFA_Type;
mbed_official 31:42176bc3c368 857
mbed_official 31:42176bc3c368 858 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 859 -- FTFA Register Masks
mbed_official 31:42176bc3c368 860 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 861
mbed_official 31:42176bc3c368 862 /**
mbed_official 31:42176bc3c368 863 * @addtogroup FTFA_Register_Masks FTFA Register Masks
mbed_official 31:42176bc3c368 864 * @{
mbed_official 31:42176bc3c368 865 */
mbed_official 31:42176bc3c368 866
mbed_official 31:42176bc3c368 867 /* FSTAT Bit Fields */
mbed_official 31:42176bc3c368 868 #define FTFA_FSTAT_MGSTAT0_MASK 0x1u
mbed_official 31:42176bc3c368 869 #define FTFA_FSTAT_MGSTAT0_SHIFT 0
mbed_official 31:42176bc3c368 870 #define FTFA_FSTAT_FPVIOL_MASK 0x10u
mbed_official 31:42176bc3c368 871 #define FTFA_FSTAT_FPVIOL_SHIFT 4
mbed_official 31:42176bc3c368 872 #define FTFA_FSTAT_ACCERR_MASK 0x20u
mbed_official 31:42176bc3c368 873 #define FTFA_FSTAT_ACCERR_SHIFT 5
mbed_official 31:42176bc3c368 874 #define FTFA_FSTAT_RDCOLERR_MASK 0x40u
mbed_official 31:42176bc3c368 875 #define FTFA_FSTAT_RDCOLERR_SHIFT 6
mbed_official 31:42176bc3c368 876 #define FTFA_FSTAT_CCIF_MASK 0x80u
mbed_official 31:42176bc3c368 877 #define FTFA_FSTAT_CCIF_SHIFT 7
mbed_official 31:42176bc3c368 878 /* FCNFG Bit Fields */
mbed_official 31:42176bc3c368 879 #define FTFA_FCNFG_ERSSUSP_MASK 0x10u
mbed_official 31:42176bc3c368 880 #define FTFA_FCNFG_ERSSUSP_SHIFT 4
mbed_official 31:42176bc3c368 881 #define FTFA_FCNFG_ERSAREQ_MASK 0x20u
mbed_official 31:42176bc3c368 882 #define FTFA_FCNFG_ERSAREQ_SHIFT 5
mbed_official 31:42176bc3c368 883 #define FTFA_FCNFG_RDCOLLIE_MASK 0x40u
mbed_official 31:42176bc3c368 884 #define FTFA_FCNFG_RDCOLLIE_SHIFT 6
mbed_official 31:42176bc3c368 885 #define FTFA_FCNFG_CCIE_MASK 0x80u
mbed_official 31:42176bc3c368 886 #define FTFA_FCNFG_CCIE_SHIFT 7
mbed_official 31:42176bc3c368 887 /* FSEC Bit Fields */
mbed_official 31:42176bc3c368 888 #define FTFA_FSEC_SEC_MASK 0x3u
mbed_official 31:42176bc3c368 889 #define FTFA_FSEC_SEC_SHIFT 0
mbed_official 31:42176bc3c368 890 #define FTFA_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_SEC_SHIFT))&FTFA_FSEC_SEC_MASK)
mbed_official 31:42176bc3c368 891 #define FTFA_FSEC_FSLACC_MASK 0xCu
mbed_official 31:42176bc3c368 892 #define FTFA_FSEC_FSLACC_SHIFT 2
mbed_official 31:42176bc3c368 893 #define FTFA_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_FSLACC_SHIFT))&FTFA_FSEC_FSLACC_MASK)
mbed_official 31:42176bc3c368 894 #define FTFA_FSEC_MEEN_MASK 0x30u
mbed_official 31:42176bc3c368 895 #define FTFA_FSEC_MEEN_SHIFT 4
mbed_official 31:42176bc3c368 896 #define FTFA_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_MEEN_SHIFT))&FTFA_FSEC_MEEN_MASK)
mbed_official 31:42176bc3c368 897 #define FTFA_FSEC_KEYEN_MASK 0xC0u
mbed_official 31:42176bc3c368 898 #define FTFA_FSEC_KEYEN_SHIFT 6
mbed_official 31:42176bc3c368 899 #define FTFA_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FSEC_KEYEN_SHIFT))&FTFA_FSEC_KEYEN_MASK)
mbed_official 31:42176bc3c368 900 /* FOPT Bit Fields */
mbed_official 31:42176bc3c368 901 #define FTFA_FOPT_OPT_MASK 0xFFu
mbed_official 31:42176bc3c368 902 #define FTFA_FOPT_OPT_SHIFT 0
mbed_official 31:42176bc3c368 903 #define FTFA_FOPT_OPT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FOPT_OPT_SHIFT))&FTFA_FOPT_OPT_MASK)
mbed_official 31:42176bc3c368 904 /* FCCOB3 Bit Fields */
mbed_official 31:42176bc3c368 905 #define FTFA_FCCOB3_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 906 #define FTFA_FCCOB3_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 907 #define FTFA_FCCOB3_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB3_CCOBn_SHIFT))&FTFA_FCCOB3_CCOBn_MASK)
mbed_official 31:42176bc3c368 908 /* FCCOB2 Bit Fields */
mbed_official 31:42176bc3c368 909 #define FTFA_FCCOB2_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 910 #define FTFA_FCCOB2_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 911 #define FTFA_FCCOB2_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB2_CCOBn_SHIFT))&FTFA_FCCOB2_CCOBn_MASK)
mbed_official 31:42176bc3c368 912 /* FCCOB1 Bit Fields */
mbed_official 31:42176bc3c368 913 #define FTFA_FCCOB1_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 914 #define FTFA_FCCOB1_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 915 #define FTFA_FCCOB1_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB1_CCOBn_SHIFT))&FTFA_FCCOB1_CCOBn_MASK)
mbed_official 31:42176bc3c368 916 /* FCCOB0 Bit Fields */
mbed_official 31:42176bc3c368 917 #define FTFA_FCCOB0_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 918 #define FTFA_FCCOB0_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 919 #define FTFA_FCCOB0_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB0_CCOBn_SHIFT))&FTFA_FCCOB0_CCOBn_MASK)
mbed_official 31:42176bc3c368 920 /* FCCOB7 Bit Fields */
mbed_official 31:42176bc3c368 921 #define FTFA_FCCOB7_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 922 #define FTFA_FCCOB7_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 923 #define FTFA_FCCOB7_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB7_CCOBn_SHIFT))&FTFA_FCCOB7_CCOBn_MASK)
mbed_official 31:42176bc3c368 924 /* FCCOB6 Bit Fields */
mbed_official 31:42176bc3c368 925 #define FTFA_FCCOB6_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 926 #define FTFA_FCCOB6_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 927 #define FTFA_FCCOB6_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB6_CCOBn_SHIFT))&FTFA_FCCOB6_CCOBn_MASK)
mbed_official 31:42176bc3c368 928 /* FCCOB5 Bit Fields */
mbed_official 31:42176bc3c368 929 #define FTFA_FCCOB5_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 930 #define FTFA_FCCOB5_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 931 #define FTFA_FCCOB5_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB5_CCOBn_SHIFT))&FTFA_FCCOB5_CCOBn_MASK)
mbed_official 31:42176bc3c368 932 /* FCCOB4 Bit Fields */
mbed_official 31:42176bc3c368 933 #define FTFA_FCCOB4_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 934 #define FTFA_FCCOB4_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 935 #define FTFA_FCCOB4_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB4_CCOBn_SHIFT))&FTFA_FCCOB4_CCOBn_MASK)
mbed_official 31:42176bc3c368 936 /* FCCOBB Bit Fields */
mbed_official 31:42176bc3c368 937 #define FTFA_FCCOBB_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 938 #define FTFA_FCCOBB_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 939 #define FTFA_FCCOBB_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOBB_CCOBn_SHIFT))&FTFA_FCCOBB_CCOBn_MASK)
mbed_official 31:42176bc3c368 940 /* FCCOBA Bit Fields */
mbed_official 31:42176bc3c368 941 #define FTFA_FCCOBA_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 942 #define FTFA_FCCOBA_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 943 #define FTFA_FCCOBA_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOBA_CCOBn_SHIFT))&FTFA_FCCOBA_CCOBn_MASK)
mbed_official 31:42176bc3c368 944 /* FCCOB9 Bit Fields */
mbed_official 31:42176bc3c368 945 #define FTFA_FCCOB9_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 946 #define FTFA_FCCOB9_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 947 #define FTFA_FCCOB9_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB9_CCOBn_SHIFT))&FTFA_FCCOB9_CCOBn_MASK)
mbed_official 31:42176bc3c368 948 /* FCCOB8 Bit Fields */
mbed_official 31:42176bc3c368 949 #define FTFA_FCCOB8_CCOBn_MASK 0xFFu
mbed_official 31:42176bc3c368 950 #define FTFA_FCCOB8_CCOBn_SHIFT 0
mbed_official 31:42176bc3c368 951 #define FTFA_FCCOB8_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB8_CCOBn_SHIFT))&FTFA_FCCOB8_CCOBn_MASK)
mbed_official 31:42176bc3c368 952 /* FPROT3 Bit Fields */
mbed_official 31:42176bc3c368 953 #define FTFA_FPROT3_PROT_MASK 0xFFu
mbed_official 31:42176bc3c368 954 #define FTFA_FPROT3_PROT_SHIFT 0
mbed_official 31:42176bc3c368 955 #define FTFA_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FPROT3_PROT_SHIFT))&FTFA_FPROT3_PROT_MASK)
mbed_official 31:42176bc3c368 956 /* FPROT2 Bit Fields */
mbed_official 31:42176bc3c368 957 #define FTFA_FPROT2_PROT_MASK 0xFFu
mbed_official 31:42176bc3c368 958 #define FTFA_FPROT2_PROT_SHIFT 0
mbed_official 31:42176bc3c368 959 #define FTFA_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FPROT2_PROT_SHIFT))&FTFA_FPROT2_PROT_MASK)
mbed_official 31:42176bc3c368 960 /* FPROT1 Bit Fields */
mbed_official 31:42176bc3c368 961 #define FTFA_FPROT1_PROT_MASK 0xFFu
mbed_official 31:42176bc3c368 962 #define FTFA_FPROT1_PROT_SHIFT 0
mbed_official 31:42176bc3c368 963 #define FTFA_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FPROT1_PROT_SHIFT))&FTFA_FPROT1_PROT_MASK)
mbed_official 31:42176bc3c368 964 /* FPROT0 Bit Fields */
mbed_official 31:42176bc3c368 965 #define FTFA_FPROT0_PROT_MASK 0xFFu
mbed_official 31:42176bc3c368 966 #define FTFA_FPROT0_PROT_SHIFT 0
mbed_official 31:42176bc3c368 967 #define FTFA_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFA_FPROT0_PROT_SHIFT))&FTFA_FPROT0_PROT_MASK)
mbed_official 31:42176bc3c368 968
mbed_official 31:42176bc3c368 969 /**
mbed_official 31:42176bc3c368 970 * @}
mbed_official 31:42176bc3c368 971 */ /* end of group FTFA_Register_Masks */
mbed_official 31:42176bc3c368 972
mbed_official 31:42176bc3c368 973
mbed_official 31:42176bc3c368 974 /* FTFA - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 975 /** Peripheral FTFA base address */
mbed_official 31:42176bc3c368 976 #define FTFA_BASE (0x40020000u)
mbed_official 31:42176bc3c368 977 /** Peripheral FTFA base pointer */
mbed_official 31:42176bc3c368 978 #define FTFA ((FTFA_Type *)FTFA_BASE)
mbed_official 31:42176bc3c368 979 /** Array initializer of FTFA peripheral base pointers */
mbed_official 31:42176bc3c368 980 #define FTFA_BASES { FTFA }
mbed_official 31:42176bc3c368 981
mbed_official 31:42176bc3c368 982 /**
mbed_official 31:42176bc3c368 983 * @}
mbed_official 31:42176bc3c368 984 */ /* end of group FTFA_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 985
mbed_official 31:42176bc3c368 986
mbed_official 31:42176bc3c368 987 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 988 -- GPIO Peripheral Access Layer
mbed_official 31:42176bc3c368 989 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 990
mbed_official 31:42176bc3c368 991 /**
mbed_official 31:42176bc3c368 992 * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
mbed_official 31:42176bc3c368 993 * @{
mbed_official 31:42176bc3c368 994 */
mbed_official 31:42176bc3c368 995
mbed_official 31:42176bc3c368 996 /** GPIO - Register Layout Typedef */
mbed_official 31:42176bc3c368 997 typedef struct {
mbed_official 31:42176bc3c368 998 __IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
mbed_official 31:42176bc3c368 999 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
mbed_official 31:42176bc3c368 1000 __O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
mbed_official 31:42176bc3c368 1001 __O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
mbed_official 31:42176bc3c368 1002 __I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
mbed_official 31:42176bc3c368 1003 __IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
mbed_official 31:42176bc3c368 1004 } GPIO_Type;
mbed_official 31:42176bc3c368 1005
mbed_official 31:42176bc3c368 1006 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1007 -- GPIO Register Masks
mbed_official 31:42176bc3c368 1008 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1009
mbed_official 31:42176bc3c368 1010 /**
mbed_official 31:42176bc3c368 1011 * @addtogroup GPIO_Register_Masks GPIO Register Masks
mbed_official 31:42176bc3c368 1012 * @{
mbed_official 31:42176bc3c368 1013 */
mbed_official 31:42176bc3c368 1014
mbed_official 31:42176bc3c368 1015 /* PDOR Bit Fields */
mbed_official 31:42176bc3c368 1016 #define GPIO_PDOR_PDO_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1017 #define GPIO_PDOR_PDO_SHIFT 0
mbed_official 31:42176bc3c368 1018 #define GPIO_PDOR_PDO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDOR_PDO_SHIFT))&GPIO_PDOR_PDO_MASK)
mbed_official 31:42176bc3c368 1019 /* PSOR Bit Fields */
mbed_official 31:42176bc3c368 1020 #define GPIO_PSOR_PTSO_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1021 #define GPIO_PSOR_PTSO_SHIFT 0
mbed_official 31:42176bc3c368 1022 #define GPIO_PSOR_PTSO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PSOR_PTSO_SHIFT))&GPIO_PSOR_PTSO_MASK)
mbed_official 31:42176bc3c368 1023 /* PCOR Bit Fields */
mbed_official 31:42176bc3c368 1024 #define GPIO_PCOR_PTCO_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1025 #define GPIO_PCOR_PTCO_SHIFT 0
mbed_official 31:42176bc3c368 1026 #define GPIO_PCOR_PTCO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PCOR_PTCO_SHIFT))&GPIO_PCOR_PTCO_MASK)
mbed_official 31:42176bc3c368 1027 /* PTOR Bit Fields */
mbed_official 31:42176bc3c368 1028 #define GPIO_PTOR_PTTO_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1029 #define GPIO_PTOR_PTTO_SHIFT 0
mbed_official 31:42176bc3c368 1030 #define GPIO_PTOR_PTTO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PTOR_PTTO_SHIFT))&GPIO_PTOR_PTTO_MASK)
mbed_official 31:42176bc3c368 1031 /* PDIR Bit Fields */
mbed_official 31:42176bc3c368 1032 #define GPIO_PDIR_PDI_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1033 #define GPIO_PDIR_PDI_SHIFT 0
mbed_official 31:42176bc3c368 1034 #define GPIO_PDIR_PDI(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDIR_PDI_SHIFT))&GPIO_PDIR_PDI_MASK)
mbed_official 31:42176bc3c368 1035 /* PDDR Bit Fields */
mbed_official 31:42176bc3c368 1036 #define GPIO_PDDR_PDD_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1037 #define GPIO_PDDR_PDD_SHIFT 0
mbed_official 31:42176bc3c368 1038 #define GPIO_PDDR_PDD(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDDR_PDD_SHIFT))&GPIO_PDDR_PDD_MASK)
mbed_official 31:42176bc3c368 1039
mbed_official 31:42176bc3c368 1040 /**
mbed_official 31:42176bc3c368 1041 * @}
mbed_official 31:42176bc3c368 1042 */ /* end of group GPIO_Register_Masks */
mbed_official 31:42176bc3c368 1043
mbed_official 31:42176bc3c368 1044
mbed_official 31:42176bc3c368 1045 /* GPIO - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 1046 /** Peripheral PTA base address */
mbed_official 31:42176bc3c368 1047 #define PTA_BASE (0x400FF000u)
mbed_official 31:42176bc3c368 1048 /** Peripheral PTA base pointer */
mbed_official 31:42176bc3c368 1049 #define PTA ((GPIO_Type *)PTA_BASE)
mbed_official 31:42176bc3c368 1050 /** Peripheral PTB base address */
mbed_official 31:42176bc3c368 1051 #define PTB_BASE (0x400FF040u)
mbed_official 31:42176bc3c368 1052 /** Peripheral PTB base pointer */
mbed_official 31:42176bc3c368 1053 #define PTB ((GPIO_Type *)PTB_BASE)
mbed_official 31:42176bc3c368 1054 /** Peripheral PTC base address */
mbed_official 31:42176bc3c368 1055 #define PTC_BASE (0x400FF080u)
mbed_official 31:42176bc3c368 1056 /** Peripheral PTC base pointer */
mbed_official 31:42176bc3c368 1057 #define PTC ((GPIO_Type *)PTC_BASE)
mbed_official 31:42176bc3c368 1058 /** Peripheral PTD base address */
mbed_official 31:42176bc3c368 1059 #define PTD_BASE (0x400FF0C0u)
mbed_official 31:42176bc3c368 1060 /** Peripheral PTD base pointer */
mbed_official 31:42176bc3c368 1061 #define PTD ((GPIO_Type *)PTD_BASE)
mbed_official 31:42176bc3c368 1062 /** Peripheral PTE base address */
mbed_official 31:42176bc3c368 1063 #define PTE_BASE (0x400FF100u)
mbed_official 31:42176bc3c368 1064 /** Peripheral PTE base pointer */
mbed_official 31:42176bc3c368 1065 #define PTE ((GPIO_Type *)PTE_BASE)
mbed_official 31:42176bc3c368 1066 /** Array initializer of GPIO peripheral base pointers */
mbed_official 31:42176bc3c368 1067 #define GPIO_BASES { PTA, PTB, PTC, PTD, PTE }
mbed_official 31:42176bc3c368 1068
mbed_official 31:42176bc3c368 1069 /**
mbed_official 31:42176bc3c368 1070 * @}
mbed_official 31:42176bc3c368 1071 */ /* end of group GPIO_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 1072
mbed_official 31:42176bc3c368 1073
mbed_official 31:42176bc3c368 1074 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1075 -- I2C Peripheral Access Layer
mbed_official 31:42176bc3c368 1076 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1077
mbed_official 31:42176bc3c368 1078 /**
mbed_official 31:42176bc3c368 1079 * @addtogroup I2C_Peripheral_Access_Layer I2C Peripheral Access Layer
mbed_official 31:42176bc3c368 1080 * @{
mbed_official 31:42176bc3c368 1081 */
mbed_official 31:42176bc3c368 1082
mbed_official 31:42176bc3c368 1083 /** I2C - Register Layout Typedef */
mbed_official 31:42176bc3c368 1084 typedef struct {
mbed_official 31:42176bc3c368 1085 __IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
mbed_official 31:42176bc3c368 1086 __IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
mbed_official 31:42176bc3c368 1087 __IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
mbed_official 31:42176bc3c368 1088 __IO uint8_t S; /**< I2C Status register, offset: 0x3 */
mbed_official 31:42176bc3c368 1089 __IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
mbed_official 31:42176bc3c368 1090 __IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
mbed_official 31:42176bc3c368 1091 __IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
mbed_official 31:42176bc3c368 1092 __IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
mbed_official 31:42176bc3c368 1093 __IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
mbed_official 31:42176bc3c368 1094 __IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
mbed_official 31:42176bc3c368 1095 __IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
mbed_official 31:42176bc3c368 1096 __IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
mbed_official 31:42176bc3c368 1097 } I2C_Type;
mbed_official 31:42176bc3c368 1098
mbed_official 31:42176bc3c368 1099 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1100 -- I2C Register Masks
mbed_official 31:42176bc3c368 1101 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1102
mbed_official 31:42176bc3c368 1103 /**
mbed_official 31:42176bc3c368 1104 * @addtogroup I2C_Register_Masks I2C Register Masks
mbed_official 31:42176bc3c368 1105 * @{
mbed_official 31:42176bc3c368 1106 */
mbed_official 31:42176bc3c368 1107
mbed_official 31:42176bc3c368 1108 /* A1 Bit Fields */
mbed_official 31:42176bc3c368 1109 #define I2C_A1_AD_MASK 0xFEu
mbed_official 31:42176bc3c368 1110 #define I2C_A1_AD_SHIFT 1
mbed_official 31:42176bc3c368 1111 #define I2C_A1_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A1_AD_SHIFT))&I2C_A1_AD_MASK)
mbed_official 31:42176bc3c368 1112 /* F Bit Fields */
mbed_official 31:42176bc3c368 1113 #define I2C_F_ICR_MASK 0x3Fu
mbed_official 31:42176bc3c368 1114 #define I2C_F_ICR_SHIFT 0
mbed_official 31:42176bc3c368 1115 #define I2C_F_ICR(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_ICR_SHIFT))&I2C_F_ICR_MASK)
mbed_official 31:42176bc3c368 1116 #define I2C_F_MULT_MASK 0xC0u
mbed_official 31:42176bc3c368 1117 #define I2C_F_MULT_SHIFT 6
mbed_official 31:42176bc3c368 1118 #define I2C_F_MULT(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_MULT_SHIFT))&I2C_F_MULT_MASK)
mbed_official 31:42176bc3c368 1119 /* C1 Bit Fields */
mbed_official 31:42176bc3c368 1120 #define I2C_C1_DMAEN_MASK 0x1u
mbed_official 31:42176bc3c368 1121 #define I2C_C1_DMAEN_SHIFT 0
mbed_official 31:42176bc3c368 1122 #define I2C_C1_WUEN_MASK 0x2u
mbed_official 31:42176bc3c368 1123 #define I2C_C1_WUEN_SHIFT 1
mbed_official 31:42176bc3c368 1124 #define I2C_C1_RSTA_MASK 0x4u
mbed_official 31:42176bc3c368 1125 #define I2C_C1_RSTA_SHIFT 2
mbed_official 31:42176bc3c368 1126 #define I2C_C1_TXAK_MASK 0x8u
mbed_official 31:42176bc3c368 1127 #define I2C_C1_TXAK_SHIFT 3
mbed_official 31:42176bc3c368 1128 #define I2C_C1_TX_MASK 0x10u
mbed_official 31:42176bc3c368 1129 #define I2C_C1_TX_SHIFT 4
mbed_official 31:42176bc3c368 1130 #define I2C_C1_MST_MASK 0x20u
mbed_official 31:42176bc3c368 1131 #define I2C_C1_MST_SHIFT 5
mbed_official 31:42176bc3c368 1132 #define I2C_C1_IICIE_MASK 0x40u
mbed_official 31:42176bc3c368 1133 #define I2C_C1_IICIE_SHIFT 6
mbed_official 31:42176bc3c368 1134 #define I2C_C1_IICEN_MASK 0x80u
mbed_official 31:42176bc3c368 1135 #define I2C_C1_IICEN_SHIFT 7
mbed_official 31:42176bc3c368 1136 /* S Bit Fields */
mbed_official 31:42176bc3c368 1137 #define I2C_S_RXAK_MASK 0x1u
mbed_official 31:42176bc3c368 1138 #define I2C_S_RXAK_SHIFT 0
mbed_official 31:42176bc3c368 1139 #define I2C_S_IICIF_MASK 0x2u
mbed_official 31:42176bc3c368 1140 #define I2C_S_IICIF_SHIFT 1
mbed_official 31:42176bc3c368 1141 #define I2C_S_SRW_MASK 0x4u
mbed_official 31:42176bc3c368 1142 #define I2C_S_SRW_SHIFT 2
mbed_official 31:42176bc3c368 1143 #define I2C_S_RAM_MASK 0x8u
mbed_official 31:42176bc3c368 1144 #define I2C_S_RAM_SHIFT 3
mbed_official 31:42176bc3c368 1145 #define I2C_S_ARBL_MASK 0x10u
mbed_official 31:42176bc3c368 1146 #define I2C_S_ARBL_SHIFT 4
mbed_official 31:42176bc3c368 1147 #define I2C_S_BUSY_MASK 0x20u
mbed_official 31:42176bc3c368 1148 #define I2C_S_BUSY_SHIFT 5
mbed_official 31:42176bc3c368 1149 #define I2C_S_IAAS_MASK 0x40u
mbed_official 31:42176bc3c368 1150 #define I2C_S_IAAS_SHIFT 6
mbed_official 31:42176bc3c368 1151 #define I2C_S_TCF_MASK 0x80u
mbed_official 31:42176bc3c368 1152 #define I2C_S_TCF_SHIFT 7
mbed_official 31:42176bc3c368 1153 /* D Bit Fields */
mbed_official 31:42176bc3c368 1154 #define I2C_D_DATA_MASK 0xFFu
mbed_official 31:42176bc3c368 1155 #define I2C_D_DATA_SHIFT 0
mbed_official 31:42176bc3c368 1156 #define I2C_D_DATA(x) (((uint8_t)(((uint8_t)(x))<<I2C_D_DATA_SHIFT))&I2C_D_DATA_MASK)
mbed_official 31:42176bc3c368 1157 /* C2 Bit Fields */
mbed_official 31:42176bc3c368 1158 #define I2C_C2_AD_MASK 0x7u
mbed_official 31:42176bc3c368 1159 #define I2C_C2_AD_SHIFT 0
mbed_official 31:42176bc3c368 1160 #define I2C_C2_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_C2_AD_SHIFT))&I2C_C2_AD_MASK)
mbed_official 31:42176bc3c368 1161 #define I2C_C2_RMEN_MASK 0x8u
mbed_official 31:42176bc3c368 1162 #define I2C_C2_RMEN_SHIFT 3
mbed_official 31:42176bc3c368 1163 #define I2C_C2_SBRC_MASK 0x10u
mbed_official 31:42176bc3c368 1164 #define I2C_C2_SBRC_SHIFT 4
mbed_official 31:42176bc3c368 1165 #define I2C_C2_HDRS_MASK 0x20u
mbed_official 31:42176bc3c368 1166 #define I2C_C2_HDRS_SHIFT 5
mbed_official 31:42176bc3c368 1167 #define I2C_C2_ADEXT_MASK 0x40u
mbed_official 31:42176bc3c368 1168 #define I2C_C2_ADEXT_SHIFT 6
mbed_official 31:42176bc3c368 1169 #define I2C_C2_GCAEN_MASK 0x80u
mbed_official 31:42176bc3c368 1170 #define I2C_C2_GCAEN_SHIFT 7
mbed_official 31:42176bc3c368 1171 /* FLT Bit Fields */
mbed_official 31:42176bc3c368 1172 #define I2C_FLT_FLT_MASK 0x1Fu
mbed_official 31:42176bc3c368 1173 #define I2C_FLT_FLT_SHIFT 0
mbed_official 31:42176bc3c368 1174 #define I2C_FLT_FLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_FLT_FLT_SHIFT))&I2C_FLT_FLT_MASK)
mbed_official 31:42176bc3c368 1175 #define I2C_FLT_STOPIE_MASK 0x20u
mbed_official 31:42176bc3c368 1176 #define I2C_FLT_STOPIE_SHIFT 5
mbed_official 31:42176bc3c368 1177 #define I2C_FLT_STOPF_MASK 0x40u
mbed_official 31:42176bc3c368 1178 #define I2C_FLT_STOPF_SHIFT 6
mbed_official 31:42176bc3c368 1179 #define I2C_FLT_SHEN_MASK 0x80u
mbed_official 31:42176bc3c368 1180 #define I2C_FLT_SHEN_SHIFT 7
mbed_official 31:42176bc3c368 1181 /* RA Bit Fields */
mbed_official 31:42176bc3c368 1182 #define I2C_RA_RAD_MASK 0xFEu
mbed_official 31:42176bc3c368 1183 #define I2C_RA_RAD_SHIFT 1
mbed_official 31:42176bc3c368 1184 #define I2C_RA_RAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_RA_RAD_SHIFT))&I2C_RA_RAD_MASK)
mbed_official 31:42176bc3c368 1185 /* SMB Bit Fields */
mbed_official 31:42176bc3c368 1186 #define I2C_SMB_SHTF2IE_MASK 0x1u
mbed_official 31:42176bc3c368 1187 #define I2C_SMB_SHTF2IE_SHIFT 0
mbed_official 31:42176bc3c368 1188 #define I2C_SMB_SHTF2_MASK 0x2u
mbed_official 31:42176bc3c368 1189 #define I2C_SMB_SHTF2_SHIFT 1
mbed_official 31:42176bc3c368 1190 #define I2C_SMB_SHTF1_MASK 0x4u
mbed_official 31:42176bc3c368 1191 #define I2C_SMB_SHTF1_SHIFT 2
mbed_official 31:42176bc3c368 1192 #define I2C_SMB_SLTF_MASK 0x8u
mbed_official 31:42176bc3c368 1193 #define I2C_SMB_SLTF_SHIFT 3
mbed_official 31:42176bc3c368 1194 #define I2C_SMB_TCKSEL_MASK 0x10u
mbed_official 31:42176bc3c368 1195 #define I2C_SMB_TCKSEL_SHIFT 4
mbed_official 31:42176bc3c368 1196 #define I2C_SMB_SIICAEN_MASK 0x20u
mbed_official 31:42176bc3c368 1197 #define I2C_SMB_SIICAEN_SHIFT 5
mbed_official 31:42176bc3c368 1198 #define I2C_SMB_ALERTEN_MASK 0x40u
mbed_official 31:42176bc3c368 1199 #define I2C_SMB_ALERTEN_SHIFT 6
mbed_official 31:42176bc3c368 1200 #define I2C_SMB_FACK_MASK 0x80u
mbed_official 31:42176bc3c368 1201 #define I2C_SMB_FACK_SHIFT 7
mbed_official 31:42176bc3c368 1202 /* A2 Bit Fields */
mbed_official 31:42176bc3c368 1203 #define I2C_A2_SAD_MASK 0xFEu
mbed_official 31:42176bc3c368 1204 #define I2C_A2_SAD_SHIFT 1
mbed_official 31:42176bc3c368 1205 #define I2C_A2_SAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A2_SAD_SHIFT))&I2C_A2_SAD_MASK)
mbed_official 31:42176bc3c368 1206 /* SLTH Bit Fields */
mbed_official 31:42176bc3c368 1207 #define I2C_SLTH_SSLT_MASK 0xFFu
mbed_official 31:42176bc3c368 1208 #define I2C_SLTH_SSLT_SHIFT 0
mbed_official 31:42176bc3c368 1209 #define I2C_SLTH_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTH_SSLT_SHIFT))&I2C_SLTH_SSLT_MASK)
mbed_official 31:42176bc3c368 1210 /* SLTL Bit Fields */
mbed_official 31:42176bc3c368 1211 #define I2C_SLTL_SSLT_MASK 0xFFu
mbed_official 31:42176bc3c368 1212 #define I2C_SLTL_SSLT_SHIFT 0
mbed_official 31:42176bc3c368 1213 #define I2C_SLTL_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTL_SSLT_SHIFT))&I2C_SLTL_SSLT_MASK)
mbed_official 31:42176bc3c368 1214
mbed_official 31:42176bc3c368 1215 /**
mbed_official 31:42176bc3c368 1216 * @}
mbed_official 31:42176bc3c368 1217 */ /* end of group I2C_Register_Masks */
mbed_official 31:42176bc3c368 1218
mbed_official 31:42176bc3c368 1219
mbed_official 31:42176bc3c368 1220 /* I2C - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 1221 /** Peripheral I2C0 base address */
mbed_official 31:42176bc3c368 1222 #define I2C0_BASE (0x40066000u)
mbed_official 31:42176bc3c368 1223 /** Peripheral I2C0 base pointer */
mbed_official 31:42176bc3c368 1224 #define I2C0 ((I2C_Type *)I2C0_BASE)
mbed_official 31:42176bc3c368 1225 /** Peripheral I2C1 base address */
mbed_official 31:42176bc3c368 1226 #define I2C1_BASE (0x40067000u)
mbed_official 31:42176bc3c368 1227 /** Peripheral I2C1 base pointer */
mbed_official 31:42176bc3c368 1228 #define I2C1 ((I2C_Type *)I2C1_BASE)
mbed_official 31:42176bc3c368 1229 /** Array initializer of I2C peripheral base pointers */
mbed_official 31:42176bc3c368 1230 #define I2C_BASES { I2C0, I2C1 }
mbed_official 31:42176bc3c368 1231
mbed_official 31:42176bc3c368 1232 /**
mbed_official 31:42176bc3c368 1233 * @}
mbed_official 31:42176bc3c368 1234 */ /* end of group I2C_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 1235
mbed_official 31:42176bc3c368 1236
mbed_official 31:42176bc3c368 1237 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1238 -- LLWU Peripheral Access Layer
mbed_official 31:42176bc3c368 1239 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1240
mbed_official 31:42176bc3c368 1241 /**
mbed_official 31:42176bc3c368 1242 * @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer
mbed_official 31:42176bc3c368 1243 * @{
mbed_official 31:42176bc3c368 1244 */
mbed_official 31:42176bc3c368 1245
mbed_official 31:42176bc3c368 1246 /** LLWU - Register Layout Typedef */
mbed_official 31:42176bc3c368 1247 typedef struct {
mbed_official 31:42176bc3c368 1248 __IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
mbed_official 31:42176bc3c368 1249 __IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
mbed_official 31:42176bc3c368 1250 __IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
mbed_official 31:42176bc3c368 1251 __IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
mbed_official 31:42176bc3c368 1252 __IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
mbed_official 31:42176bc3c368 1253 __IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
mbed_official 31:42176bc3c368 1254 __IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
mbed_official 31:42176bc3c368 1255 __I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
mbed_official 31:42176bc3c368 1256 __IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
mbed_official 31:42176bc3c368 1257 __IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
mbed_official 31:42176bc3c368 1258 } LLWU_Type;
mbed_official 31:42176bc3c368 1259
mbed_official 31:42176bc3c368 1260 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1261 -- LLWU Register Masks
mbed_official 31:42176bc3c368 1262 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1263
mbed_official 31:42176bc3c368 1264 /**
mbed_official 31:42176bc3c368 1265 * @addtogroup LLWU_Register_Masks LLWU Register Masks
mbed_official 31:42176bc3c368 1266 * @{
mbed_official 31:42176bc3c368 1267 */
mbed_official 31:42176bc3c368 1268
mbed_official 31:42176bc3c368 1269 /* PE1 Bit Fields */
mbed_official 31:42176bc3c368 1270 #define LLWU_PE1_WUPE0_MASK 0x3u
mbed_official 31:42176bc3c368 1271 #define LLWU_PE1_WUPE0_SHIFT 0
mbed_official 31:42176bc3c368 1272 #define LLWU_PE1_WUPE0(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE0_SHIFT))&LLWU_PE1_WUPE0_MASK)
mbed_official 31:42176bc3c368 1273 #define LLWU_PE1_WUPE1_MASK 0xCu
mbed_official 31:42176bc3c368 1274 #define LLWU_PE1_WUPE1_SHIFT 2
mbed_official 31:42176bc3c368 1275 #define LLWU_PE1_WUPE1(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE1_SHIFT))&LLWU_PE1_WUPE1_MASK)
mbed_official 31:42176bc3c368 1276 #define LLWU_PE1_WUPE2_MASK 0x30u
mbed_official 31:42176bc3c368 1277 #define LLWU_PE1_WUPE2_SHIFT 4
mbed_official 31:42176bc3c368 1278 #define LLWU_PE1_WUPE2(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE2_SHIFT))&LLWU_PE1_WUPE2_MASK)
mbed_official 31:42176bc3c368 1279 #define LLWU_PE1_WUPE3_MASK 0xC0u
mbed_official 31:42176bc3c368 1280 #define LLWU_PE1_WUPE3_SHIFT 6
mbed_official 31:42176bc3c368 1281 #define LLWU_PE1_WUPE3(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE3_SHIFT))&LLWU_PE1_WUPE3_MASK)
mbed_official 31:42176bc3c368 1282 /* PE2 Bit Fields */
mbed_official 31:42176bc3c368 1283 #define LLWU_PE2_WUPE4_MASK 0x3u
mbed_official 31:42176bc3c368 1284 #define LLWU_PE2_WUPE4_SHIFT 0
mbed_official 31:42176bc3c368 1285 #define LLWU_PE2_WUPE4(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE4_SHIFT))&LLWU_PE2_WUPE4_MASK)
mbed_official 31:42176bc3c368 1286 #define LLWU_PE2_WUPE5_MASK 0xCu
mbed_official 31:42176bc3c368 1287 #define LLWU_PE2_WUPE5_SHIFT 2
mbed_official 31:42176bc3c368 1288 #define LLWU_PE2_WUPE5(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE5_SHIFT))&LLWU_PE2_WUPE5_MASK)
mbed_official 31:42176bc3c368 1289 #define LLWU_PE2_WUPE6_MASK 0x30u
mbed_official 31:42176bc3c368 1290 #define LLWU_PE2_WUPE6_SHIFT 4
mbed_official 31:42176bc3c368 1291 #define LLWU_PE2_WUPE6(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE6_SHIFT))&LLWU_PE2_WUPE6_MASK)
mbed_official 31:42176bc3c368 1292 #define LLWU_PE2_WUPE7_MASK 0xC0u
mbed_official 31:42176bc3c368 1293 #define LLWU_PE2_WUPE7_SHIFT 6
mbed_official 31:42176bc3c368 1294 #define LLWU_PE2_WUPE7(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE7_SHIFT))&LLWU_PE2_WUPE7_MASK)
mbed_official 31:42176bc3c368 1295 /* PE3 Bit Fields */
mbed_official 31:42176bc3c368 1296 #define LLWU_PE3_WUPE8_MASK 0x3u
mbed_official 31:42176bc3c368 1297 #define LLWU_PE3_WUPE8_SHIFT 0
mbed_official 31:42176bc3c368 1298 #define LLWU_PE3_WUPE8(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE8_SHIFT))&LLWU_PE3_WUPE8_MASK)
mbed_official 31:42176bc3c368 1299 #define LLWU_PE3_WUPE9_MASK 0xCu
mbed_official 31:42176bc3c368 1300 #define LLWU_PE3_WUPE9_SHIFT 2
mbed_official 31:42176bc3c368 1301 #define LLWU_PE3_WUPE9(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE9_SHIFT))&LLWU_PE3_WUPE9_MASK)
mbed_official 31:42176bc3c368 1302 #define LLWU_PE3_WUPE10_MASK 0x30u
mbed_official 31:42176bc3c368 1303 #define LLWU_PE3_WUPE10_SHIFT 4
mbed_official 31:42176bc3c368 1304 #define LLWU_PE3_WUPE10(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE10_SHIFT))&LLWU_PE3_WUPE10_MASK)
mbed_official 31:42176bc3c368 1305 #define LLWU_PE3_WUPE11_MASK 0xC0u
mbed_official 31:42176bc3c368 1306 #define LLWU_PE3_WUPE11_SHIFT 6
mbed_official 31:42176bc3c368 1307 #define LLWU_PE3_WUPE11(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE11_SHIFT))&LLWU_PE3_WUPE11_MASK)
mbed_official 31:42176bc3c368 1308 /* PE4 Bit Fields */
mbed_official 31:42176bc3c368 1309 #define LLWU_PE4_WUPE12_MASK 0x3u
mbed_official 31:42176bc3c368 1310 #define LLWU_PE4_WUPE12_SHIFT 0
mbed_official 31:42176bc3c368 1311 #define LLWU_PE4_WUPE12(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE12_SHIFT))&LLWU_PE4_WUPE12_MASK)
mbed_official 31:42176bc3c368 1312 #define LLWU_PE4_WUPE13_MASK 0xCu
mbed_official 31:42176bc3c368 1313 #define LLWU_PE4_WUPE13_SHIFT 2
mbed_official 31:42176bc3c368 1314 #define LLWU_PE4_WUPE13(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE13_SHIFT))&LLWU_PE4_WUPE13_MASK)
mbed_official 31:42176bc3c368 1315 #define LLWU_PE4_WUPE14_MASK 0x30u
mbed_official 31:42176bc3c368 1316 #define LLWU_PE4_WUPE14_SHIFT 4
mbed_official 31:42176bc3c368 1317 #define LLWU_PE4_WUPE14(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE14_SHIFT))&LLWU_PE4_WUPE14_MASK)
mbed_official 31:42176bc3c368 1318 #define LLWU_PE4_WUPE15_MASK 0xC0u
mbed_official 31:42176bc3c368 1319 #define LLWU_PE4_WUPE15_SHIFT 6
mbed_official 31:42176bc3c368 1320 #define LLWU_PE4_WUPE15(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE15_SHIFT))&LLWU_PE4_WUPE15_MASK)
mbed_official 31:42176bc3c368 1321 /* ME Bit Fields */
mbed_official 31:42176bc3c368 1322 #define LLWU_ME_WUME0_MASK 0x1u
mbed_official 31:42176bc3c368 1323 #define LLWU_ME_WUME0_SHIFT 0
mbed_official 31:42176bc3c368 1324 #define LLWU_ME_WUME1_MASK 0x2u
mbed_official 31:42176bc3c368 1325 #define LLWU_ME_WUME1_SHIFT 1
mbed_official 31:42176bc3c368 1326 #define LLWU_ME_WUME2_MASK 0x4u
mbed_official 31:42176bc3c368 1327 #define LLWU_ME_WUME2_SHIFT 2
mbed_official 31:42176bc3c368 1328 #define LLWU_ME_WUME3_MASK 0x8u
mbed_official 31:42176bc3c368 1329 #define LLWU_ME_WUME3_SHIFT 3
mbed_official 31:42176bc3c368 1330 #define LLWU_ME_WUME4_MASK 0x10u
mbed_official 31:42176bc3c368 1331 #define LLWU_ME_WUME4_SHIFT 4
mbed_official 31:42176bc3c368 1332 #define LLWU_ME_WUME5_MASK 0x20u
mbed_official 31:42176bc3c368 1333 #define LLWU_ME_WUME5_SHIFT 5
mbed_official 31:42176bc3c368 1334 #define LLWU_ME_WUME6_MASK 0x40u
mbed_official 31:42176bc3c368 1335 #define LLWU_ME_WUME6_SHIFT 6
mbed_official 31:42176bc3c368 1336 #define LLWU_ME_WUME7_MASK 0x80u
mbed_official 31:42176bc3c368 1337 #define LLWU_ME_WUME7_SHIFT 7
mbed_official 31:42176bc3c368 1338 /* F1 Bit Fields */
mbed_official 31:42176bc3c368 1339 #define LLWU_F1_WUF0_MASK 0x1u
mbed_official 31:42176bc3c368 1340 #define LLWU_F1_WUF0_SHIFT 0
mbed_official 31:42176bc3c368 1341 #define LLWU_F1_WUF1_MASK 0x2u
mbed_official 31:42176bc3c368 1342 #define LLWU_F1_WUF1_SHIFT 1
mbed_official 31:42176bc3c368 1343 #define LLWU_F1_WUF2_MASK 0x4u
mbed_official 31:42176bc3c368 1344 #define LLWU_F1_WUF2_SHIFT 2
mbed_official 31:42176bc3c368 1345 #define LLWU_F1_WUF3_MASK 0x8u
mbed_official 31:42176bc3c368 1346 #define LLWU_F1_WUF3_SHIFT 3
mbed_official 31:42176bc3c368 1347 #define LLWU_F1_WUF4_MASK 0x10u
mbed_official 31:42176bc3c368 1348 #define LLWU_F1_WUF4_SHIFT 4
mbed_official 31:42176bc3c368 1349 #define LLWU_F1_WUF5_MASK 0x20u
mbed_official 31:42176bc3c368 1350 #define LLWU_F1_WUF5_SHIFT 5
mbed_official 31:42176bc3c368 1351 #define LLWU_F1_WUF6_MASK 0x40u
mbed_official 31:42176bc3c368 1352 #define LLWU_F1_WUF6_SHIFT 6
mbed_official 31:42176bc3c368 1353 #define LLWU_F1_WUF7_MASK 0x80u
mbed_official 31:42176bc3c368 1354 #define LLWU_F1_WUF7_SHIFT 7
mbed_official 31:42176bc3c368 1355 /* F2 Bit Fields */
mbed_official 31:42176bc3c368 1356 #define LLWU_F2_WUF8_MASK 0x1u
mbed_official 31:42176bc3c368 1357 #define LLWU_F2_WUF8_SHIFT 0
mbed_official 31:42176bc3c368 1358 #define LLWU_F2_WUF9_MASK 0x2u
mbed_official 31:42176bc3c368 1359 #define LLWU_F2_WUF9_SHIFT 1
mbed_official 31:42176bc3c368 1360 #define LLWU_F2_WUF10_MASK 0x4u
mbed_official 31:42176bc3c368 1361 #define LLWU_F2_WUF10_SHIFT 2
mbed_official 31:42176bc3c368 1362 #define LLWU_F2_WUF11_MASK 0x8u
mbed_official 31:42176bc3c368 1363 #define LLWU_F2_WUF11_SHIFT 3
mbed_official 31:42176bc3c368 1364 #define LLWU_F2_WUF12_MASK 0x10u
mbed_official 31:42176bc3c368 1365 #define LLWU_F2_WUF12_SHIFT 4
mbed_official 31:42176bc3c368 1366 #define LLWU_F2_WUF13_MASK 0x20u
mbed_official 31:42176bc3c368 1367 #define LLWU_F2_WUF13_SHIFT 5
mbed_official 31:42176bc3c368 1368 #define LLWU_F2_WUF14_MASK 0x40u
mbed_official 31:42176bc3c368 1369 #define LLWU_F2_WUF14_SHIFT 6
mbed_official 31:42176bc3c368 1370 #define LLWU_F2_WUF15_MASK 0x80u
mbed_official 31:42176bc3c368 1371 #define LLWU_F2_WUF15_SHIFT 7
mbed_official 31:42176bc3c368 1372 /* F3 Bit Fields */
mbed_official 31:42176bc3c368 1373 #define LLWU_F3_MWUF0_MASK 0x1u
mbed_official 31:42176bc3c368 1374 #define LLWU_F3_MWUF0_SHIFT 0
mbed_official 31:42176bc3c368 1375 #define LLWU_F3_MWUF1_MASK 0x2u
mbed_official 31:42176bc3c368 1376 #define LLWU_F3_MWUF1_SHIFT 1
mbed_official 31:42176bc3c368 1377 #define LLWU_F3_MWUF2_MASK 0x4u
mbed_official 31:42176bc3c368 1378 #define LLWU_F3_MWUF2_SHIFT 2
mbed_official 31:42176bc3c368 1379 #define LLWU_F3_MWUF3_MASK 0x8u
mbed_official 31:42176bc3c368 1380 #define LLWU_F3_MWUF3_SHIFT 3
mbed_official 31:42176bc3c368 1381 #define LLWU_F3_MWUF4_MASK 0x10u
mbed_official 31:42176bc3c368 1382 #define LLWU_F3_MWUF4_SHIFT 4
mbed_official 31:42176bc3c368 1383 #define LLWU_F3_MWUF5_MASK 0x20u
mbed_official 31:42176bc3c368 1384 #define LLWU_F3_MWUF5_SHIFT 5
mbed_official 31:42176bc3c368 1385 #define LLWU_F3_MWUF6_MASK 0x40u
mbed_official 31:42176bc3c368 1386 #define LLWU_F3_MWUF6_SHIFT 6
mbed_official 31:42176bc3c368 1387 #define LLWU_F3_MWUF7_MASK 0x80u
mbed_official 31:42176bc3c368 1388 #define LLWU_F3_MWUF7_SHIFT 7
mbed_official 31:42176bc3c368 1389 /* FILT1 Bit Fields */
mbed_official 31:42176bc3c368 1390 #define LLWU_FILT1_FILTSEL_MASK 0xFu
mbed_official 31:42176bc3c368 1391 #define LLWU_FILT1_FILTSEL_SHIFT 0
mbed_official 31:42176bc3c368 1392 #define LLWU_FILT1_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTSEL_SHIFT))&LLWU_FILT1_FILTSEL_MASK)
mbed_official 31:42176bc3c368 1393 #define LLWU_FILT1_FILTE_MASK 0x60u
mbed_official 31:42176bc3c368 1394 #define LLWU_FILT1_FILTE_SHIFT 5
mbed_official 31:42176bc3c368 1395 #define LLWU_FILT1_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTE_SHIFT))&LLWU_FILT1_FILTE_MASK)
mbed_official 31:42176bc3c368 1396 #define LLWU_FILT1_FILTF_MASK 0x80u
mbed_official 31:42176bc3c368 1397 #define LLWU_FILT1_FILTF_SHIFT 7
mbed_official 31:42176bc3c368 1398 /* FILT2 Bit Fields */
mbed_official 31:42176bc3c368 1399 #define LLWU_FILT2_FILTSEL_MASK 0xFu
mbed_official 31:42176bc3c368 1400 #define LLWU_FILT2_FILTSEL_SHIFT 0
mbed_official 31:42176bc3c368 1401 #define LLWU_FILT2_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTSEL_SHIFT))&LLWU_FILT2_FILTSEL_MASK)
mbed_official 31:42176bc3c368 1402 #define LLWU_FILT2_FILTE_MASK 0x60u
mbed_official 31:42176bc3c368 1403 #define LLWU_FILT2_FILTE_SHIFT 5
mbed_official 31:42176bc3c368 1404 #define LLWU_FILT2_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTE_SHIFT))&LLWU_FILT2_FILTE_MASK)
mbed_official 31:42176bc3c368 1405 #define LLWU_FILT2_FILTF_MASK 0x80u
mbed_official 31:42176bc3c368 1406 #define LLWU_FILT2_FILTF_SHIFT 7
mbed_official 31:42176bc3c368 1407
mbed_official 31:42176bc3c368 1408 /**
mbed_official 31:42176bc3c368 1409 * @}
mbed_official 31:42176bc3c368 1410 */ /* end of group LLWU_Register_Masks */
mbed_official 31:42176bc3c368 1411
mbed_official 31:42176bc3c368 1412
mbed_official 31:42176bc3c368 1413 /* LLWU - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 1414 /** Peripheral LLWU base address */
mbed_official 31:42176bc3c368 1415 #define LLWU_BASE (0x4007C000u)
mbed_official 31:42176bc3c368 1416 /** Peripheral LLWU base pointer */
mbed_official 31:42176bc3c368 1417 #define LLWU ((LLWU_Type *)LLWU_BASE)
mbed_official 31:42176bc3c368 1418 /** Array initializer of LLWU peripheral base pointers */
mbed_official 31:42176bc3c368 1419 #define LLWU_BASES { LLWU }
mbed_official 31:42176bc3c368 1420
mbed_official 31:42176bc3c368 1421 /**
mbed_official 31:42176bc3c368 1422 * @}
mbed_official 31:42176bc3c368 1423 */ /* end of group LLWU_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 1424
mbed_official 31:42176bc3c368 1425
mbed_official 31:42176bc3c368 1426 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1427 -- LPTMR Peripheral Access Layer
mbed_official 31:42176bc3c368 1428 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1429
mbed_official 31:42176bc3c368 1430 /**
mbed_official 31:42176bc3c368 1431 * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer
mbed_official 31:42176bc3c368 1432 * @{
mbed_official 31:42176bc3c368 1433 */
mbed_official 31:42176bc3c368 1434
mbed_official 31:42176bc3c368 1435 /** LPTMR - Register Layout Typedef */
mbed_official 31:42176bc3c368 1436 typedef struct {
mbed_official 31:42176bc3c368 1437 __IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
mbed_official 31:42176bc3c368 1438 __IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
mbed_official 31:42176bc3c368 1439 __IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
mbed_official 31:42176bc3c368 1440 __I uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
mbed_official 31:42176bc3c368 1441 } LPTMR_Type;
mbed_official 31:42176bc3c368 1442
mbed_official 31:42176bc3c368 1443 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1444 -- LPTMR Register Masks
mbed_official 31:42176bc3c368 1445 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1446
mbed_official 31:42176bc3c368 1447 /**
mbed_official 31:42176bc3c368 1448 * @addtogroup LPTMR_Register_Masks LPTMR Register Masks
mbed_official 31:42176bc3c368 1449 * @{
mbed_official 31:42176bc3c368 1450 */
mbed_official 31:42176bc3c368 1451
mbed_official 31:42176bc3c368 1452 /* CSR Bit Fields */
mbed_official 31:42176bc3c368 1453 #define LPTMR_CSR_TEN_MASK 0x1u
mbed_official 31:42176bc3c368 1454 #define LPTMR_CSR_TEN_SHIFT 0
mbed_official 31:42176bc3c368 1455 #define LPTMR_CSR_TMS_MASK 0x2u
mbed_official 31:42176bc3c368 1456 #define LPTMR_CSR_TMS_SHIFT 1
mbed_official 31:42176bc3c368 1457 #define LPTMR_CSR_TFC_MASK 0x4u
mbed_official 31:42176bc3c368 1458 #define LPTMR_CSR_TFC_SHIFT 2
mbed_official 31:42176bc3c368 1459 #define LPTMR_CSR_TPP_MASK 0x8u
mbed_official 31:42176bc3c368 1460 #define LPTMR_CSR_TPP_SHIFT 3
mbed_official 31:42176bc3c368 1461 #define LPTMR_CSR_TPS_MASK 0x30u
mbed_official 31:42176bc3c368 1462 #define LPTMR_CSR_TPS_SHIFT 4
mbed_official 31:42176bc3c368 1463 #define LPTMR_CSR_TPS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TPS_SHIFT))&LPTMR_CSR_TPS_MASK)
mbed_official 31:42176bc3c368 1464 #define LPTMR_CSR_TIE_MASK 0x40u
mbed_official 31:42176bc3c368 1465 #define LPTMR_CSR_TIE_SHIFT 6
mbed_official 31:42176bc3c368 1466 #define LPTMR_CSR_TCF_MASK 0x80u
mbed_official 31:42176bc3c368 1467 #define LPTMR_CSR_TCF_SHIFT 7
mbed_official 31:42176bc3c368 1468 /* PSR Bit Fields */
mbed_official 31:42176bc3c368 1469 #define LPTMR_PSR_PCS_MASK 0x3u
mbed_official 31:42176bc3c368 1470 #define LPTMR_PSR_PCS_SHIFT 0
mbed_official 31:42176bc3c368 1471 #define LPTMR_PSR_PCS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PCS_SHIFT))&LPTMR_PSR_PCS_MASK)
mbed_official 31:42176bc3c368 1472 #define LPTMR_PSR_PBYP_MASK 0x4u
mbed_official 31:42176bc3c368 1473 #define LPTMR_PSR_PBYP_SHIFT 2
mbed_official 31:42176bc3c368 1474 #define LPTMR_PSR_PRESCALE_MASK 0x78u
mbed_official 31:42176bc3c368 1475 #define LPTMR_PSR_PRESCALE_SHIFT 3
mbed_official 31:42176bc3c368 1476 #define LPTMR_PSR_PRESCALE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PRESCALE_SHIFT))&LPTMR_PSR_PRESCALE_MASK)
mbed_official 31:42176bc3c368 1477 /* CMR Bit Fields */
mbed_official 31:42176bc3c368 1478 #define LPTMR_CMR_COMPARE_MASK 0xFFFFu
mbed_official 31:42176bc3c368 1479 #define LPTMR_CMR_COMPARE_SHIFT 0
mbed_official 31:42176bc3c368 1480 #define LPTMR_CMR_COMPARE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CMR_COMPARE_SHIFT))&LPTMR_CMR_COMPARE_MASK)
mbed_official 31:42176bc3c368 1481 /* CNR Bit Fields */
mbed_official 31:42176bc3c368 1482 #define LPTMR_CNR_COUNTER_MASK 0xFFFFu
mbed_official 31:42176bc3c368 1483 #define LPTMR_CNR_COUNTER_SHIFT 0
mbed_official 31:42176bc3c368 1484 #define LPTMR_CNR_COUNTER(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CNR_COUNTER_SHIFT))&LPTMR_CNR_COUNTER_MASK)
mbed_official 31:42176bc3c368 1485
mbed_official 31:42176bc3c368 1486 /**
mbed_official 31:42176bc3c368 1487 * @}
mbed_official 31:42176bc3c368 1488 */ /* end of group LPTMR_Register_Masks */
mbed_official 31:42176bc3c368 1489
mbed_official 31:42176bc3c368 1490
mbed_official 31:42176bc3c368 1491 /* LPTMR - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 1492 /** Peripheral LPTMR0 base address */
mbed_official 31:42176bc3c368 1493 #define LPTMR0_BASE (0x40040000u)
mbed_official 31:42176bc3c368 1494 /** Peripheral LPTMR0 base pointer */
mbed_official 31:42176bc3c368 1495 #define LPTMR0 ((LPTMR_Type *)LPTMR0_BASE)
mbed_official 31:42176bc3c368 1496 /** Array initializer of LPTMR peripheral base pointers */
mbed_official 31:42176bc3c368 1497 #define LPTMR_BASES { LPTMR0 }
mbed_official 31:42176bc3c368 1498
mbed_official 31:42176bc3c368 1499 /**
mbed_official 31:42176bc3c368 1500 * @}
mbed_official 31:42176bc3c368 1501 */ /* end of group LPTMR_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 1502
mbed_official 31:42176bc3c368 1503
mbed_official 31:42176bc3c368 1504 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1505 -- MCG Peripheral Access Layer
mbed_official 31:42176bc3c368 1506 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1507
mbed_official 31:42176bc3c368 1508 /**
mbed_official 31:42176bc3c368 1509 * @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer
mbed_official 31:42176bc3c368 1510 * @{
mbed_official 31:42176bc3c368 1511 */
mbed_official 31:42176bc3c368 1512
mbed_official 31:42176bc3c368 1513 /** MCG - Register Layout Typedef */
mbed_official 31:42176bc3c368 1514 typedef struct {
mbed_official 31:42176bc3c368 1515 __IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
mbed_official 31:42176bc3c368 1516 __IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
mbed_official 31:42176bc3c368 1517 __IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
mbed_official 31:42176bc3c368 1518 __IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
mbed_official 31:42176bc3c368 1519 __IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
mbed_official 31:42176bc3c368 1520 __IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
mbed_official 31:42176bc3c368 1521 __I uint8_t S; /**< MCG Status Register, offset: 0x6 */
mbed_official 31:42176bc3c368 1522 uint8_t RESERVED_0[1];
mbed_official 31:42176bc3c368 1523 __IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
mbed_official 31:42176bc3c368 1524 uint8_t RESERVED_1[1];
mbed_official 31:42176bc3c368 1525 __IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
mbed_official 31:42176bc3c368 1526 __IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
mbed_official 31:42176bc3c368 1527 __I uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
mbed_official 31:42176bc3c368 1528 __IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
mbed_official 31:42176bc3c368 1529 __I uint8_t C9; /**< MCG Control 9 Register, offset: 0xE */
mbed_official 31:42176bc3c368 1530 __I uint8_t C10; /**< MCG Control 10 Register, offset: 0xF */
mbed_official 31:42176bc3c368 1531 } MCG_Type;
mbed_official 31:42176bc3c368 1532
mbed_official 31:42176bc3c368 1533 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1534 -- MCG Register Masks
mbed_official 31:42176bc3c368 1535 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1536
mbed_official 31:42176bc3c368 1537 /**
mbed_official 31:42176bc3c368 1538 * @addtogroup MCG_Register_Masks MCG Register Masks
mbed_official 31:42176bc3c368 1539 * @{
mbed_official 31:42176bc3c368 1540 */
mbed_official 31:42176bc3c368 1541
mbed_official 31:42176bc3c368 1542 /* C1 Bit Fields */
mbed_official 31:42176bc3c368 1543 #define MCG_C1_IREFSTEN_MASK 0x1u
mbed_official 31:42176bc3c368 1544 #define MCG_C1_IREFSTEN_SHIFT 0
mbed_official 31:42176bc3c368 1545 #define MCG_C1_IRCLKEN_MASK 0x2u
mbed_official 31:42176bc3c368 1546 #define MCG_C1_IRCLKEN_SHIFT 1
mbed_official 31:42176bc3c368 1547 #define MCG_C1_IREFS_MASK 0x4u
mbed_official 31:42176bc3c368 1548 #define MCG_C1_IREFS_SHIFT 2
mbed_official 31:42176bc3c368 1549 #define MCG_C1_FRDIV_MASK 0x38u
mbed_official 31:42176bc3c368 1550 #define MCG_C1_FRDIV_SHIFT 3
mbed_official 31:42176bc3c368 1551 #define MCG_C1_FRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_FRDIV_SHIFT))&MCG_C1_FRDIV_MASK)
mbed_official 31:42176bc3c368 1552 #define MCG_C1_CLKS_MASK 0xC0u
mbed_official 31:42176bc3c368 1553 #define MCG_C1_CLKS_SHIFT 6
mbed_official 31:42176bc3c368 1554 #define MCG_C1_CLKS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_CLKS_SHIFT))&MCG_C1_CLKS_MASK)
mbed_official 31:42176bc3c368 1555 /* C2 Bit Fields */
mbed_official 31:42176bc3c368 1556 #define MCG_C2_IRCS_MASK 0x1u
mbed_official 31:42176bc3c368 1557 #define MCG_C2_IRCS_SHIFT 0
mbed_official 31:42176bc3c368 1558 #define MCG_C2_LP_MASK 0x2u
mbed_official 31:42176bc3c368 1559 #define MCG_C2_LP_SHIFT 1
mbed_official 31:42176bc3c368 1560 #define MCG_C2_EREFS0_MASK 0x4u
mbed_official 31:42176bc3c368 1561 #define MCG_C2_EREFS0_SHIFT 2
mbed_official 31:42176bc3c368 1562 #define MCG_C2_HGO0_MASK 0x8u
mbed_official 31:42176bc3c368 1563 #define MCG_C2_HGO0_SHIFT 3
mbed_official 31:42176bc3c368 1564 #define MCG_C2_RANGE0_MASK 0x30u
mbed_official 31:42176bc3c368 1565 #define MCG_C2_RANGE0_SHIFT 4
mbed_official 31:42176bc3c368 1566 #define MCG_C2_RANGE0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C2_RANGE0_SHIFT))&MCG_C2_RANGE0_MASK)
mbed_official 31:42176bc3c368 1567 #define MCG_C2_LOCRE0_MASK 0x80u
mbed_official 31:42176bc3c368 1568 #define MCG_C2_LOCRE0_SHIFT 7
mbed_official 31:42176bc3c368 1569 /* C3 Bit Fields */
mbed_official 31:42176bc3c368 1570 #define MCG_C3_SCTRIM_MASK 0xFFu
mbed_official 31:42176bc3c368 1571 #define MCG_C3_SCTRIM_SHIFT 0
mbed_official 31:42176bc3c368 1572 #define MCG_C3_SCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C3_SCTRIM_SHIFT))&MCG_C3_SCTRIM_MASK)
mbed_official 31:42176bc3c368 1573 /* C4 Bit Fields */
mbed_official 31:42176bc3c368 1574 #define MCG_C4_SCFTRIM_MASK 0x1u
mbed_official 31:42176bc3c368 1575 #define MCG_C4_SCFTRIM_SHIFT 0
mbed_official 31:42176bc3c368 1576 #define MCG_C4_FCTRIM_MASK 0x1Eu
mbed_official 31:42176bc3c368 1577 #define MCG_C4_FCTRIM_SHIFT 1
mbed_official 31:42176bc3c368 1578 #define MCG_C4_FCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_FCTRIM_SHIFT))&MCG_C4_FCTRIM_MASK)
mbed_official 31:42176bc3c368 1579 #define MCG_C4_DRST_DRS_MASK 0x60u
mbed_official 31:42176bc3c368 1580 #define MCG_C4_DRST_DRS_SHIFT 5
mbed_official 31:42176bc3c368 1581 #define MCG_C4_DRST_DRS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_DRST_DRS_SHIFT))&MCG_C4_DRST_DRS_MASK)
mbed_official 31:42176bc3c368 1582 #define MCG_C4_DMX32_MASK 0x80u
mbed_official 31:42176bc3c368 1583 #define MCG_C4_DMX32_SHIFT 7
mbed_official 31:42176bc3c368 1584 /* C5 Bit Fields */
mbed_official 31:42176bc3c368 1585 #define MCG_C5_PRDIV0_MASK 0x1Fu
mbed_official 31:42176bc3c368 1586 #define MCG_C5_PRDIV0_SHIFT 0
mbed_official 31:42176bc3c368 1587 #define MCG_C5_PRDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C5_PRDIV0_SHIFT))&MCG_C5_PRDIV0_MASK)
mbed_official 31:42176bc3c368 1588 #define MCG_C5_PLLSTEN0_MASK 0x20u
mbed_official 31:42176bc3c368 1589 #define MCG_C5_PLLSTEN0_SHIFT 5
mbed_official 31:42176bc3c368 1590 #define MCG_C5_PLLCLKEN0_MASK 0x40u
mbed_official 31:42176bc3c368 1591 #define MCG_C5_PLLCLKEN0_SHIFT 6
mbed_official 31:42176bc3c368 1592 /* C6 Bit Fields */
mbed_official 31:42176bc3c368 1593 #define MCG_C6_VDIV0_MASK 0x1Fu
mbed_official 31:42176bc3c368 1594 #define MCG_C6_VDIV0_SHIFT 0
mbed_official 31:42176bc3c368 1595 #define MCG_C6_VDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C6_VDIV0_SHIFT))&MCG_C6_VDIV0_MASK)
mbed_official 31:42176bc3c368 1596 #define MCG_C6_CME0_MASK 0x20u
mbed_official 31:42176bc3c368 1597 #define MCG_C6_CME0_SHIFT 5
mbed_official 31:42176bc3c368 1598 #define MCG_C6_PLLS_MASK 0x40u
mbed_official 31:42176bc3c368 1599 #define MCG_C6_PLLS_SHIFT 6
mbed_official 31:42176bc3c368 1600 #define MCG_C6_LOLIE0_MASK 0x80u
mbed_official 31:42176bc3c368 1601 #define MCG_C6_LOLIE0_SHIFT 7
mbed_official 31:42176bc3c368 1602 /* S Bit Fields */
mbed_official 31:42176bc3c368 1603 #define MCG_S_IRCST_MASK 0x1u
mbed_official 31:42176bc3c368 1604 #define MCG_S_IRCST_SHIFT 0
mbed_official 31:42176bc3c368 1605 #define MCG_S_OSCINIT0_MASK 0x2u
mbed_official 31:42176bc3c368 1606 #define MCG_S_OSCINIT0_SHIFT 1
mbed_official 31:42176bc3c368 1607 #define MCG_S_CLKST_MASK 0xCu
mbed_official 31:42176bc3c368 1608 #define MCG_S_CLKST_SHIFT 2
mbed_official 31:42176bc3c368 1609 #define MCG_S_CLKST(x) (((uint8_t)(((uint8_t)(x))<<MCG_S_CLKST_SHIFT))&MCG_S_CLKST_MASK)
mbed_official 31:42176bc3c368 1610 #define MCG_S_IREFST_MASK 0x10u
mbed_official 31:42176bc3c368 1611 #define MCG_S_IREFST_SHIFT 4
mbed_official 31:42176bc3c368 1612 #define MCG_S_PLLST_MASK 0x20u
mbed_official 31:42176bc3c368 1613 #define MCG_S_PLLST_SHIFT 5
mbed_official 31:42176bc3c368 1614 #define MCG_S_LOCK0_MASK 0x40u
mbed_official 31:42176bc3c368 1615 #define MCG_S_LOCK0_SHIFT 6
mbed_official 31:42176bc3c368 1616 #define MCG_S_LOLS_MASK 0x80u
mbed_official 31:42176bc3c368 1617 #define MCG_S_LOLS_SHIFT 7
mbed_official 31:42176bc3c368 1618 /* SC Bit Fields */
mbed_official 31:42176bc3c368 1619 #define MCG_SC_LOCS0_MASK 0x1u
mbed_official 31:42176bc3c368 1620 #define MCG_SC_LOCS0_SHIFT 0
mbed_official 31:42176bc3c368 1621 #define MCG_SC_FCRDIV_MASK 0xEu
mbed_official 31:42176bc3c368 1622 #define MCG_SC_FCRDIV_SHIFT 1
mbed_official 31:42176bc3c368 1623 #define MCG_SC_FCRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_SC_FCRDIV_SHIFT))&MCG_SC_FCRDIV_MASK)
mbed_official 31:42176bc3c368 1624 #define MCG_SC_FLTPRSRV_MASK 0x10u
mbed_official 31:42176bc3c368 1625 #define MCG_SC_FLTPRSRV_SHIFT 4
mbed_official 31:42176bc3c368 1626 #define MCG_SC_ATMF_MASK 0x20u
mbed_official 31:42176bc3c368 1627 #define MCG_SC_ATMF_SHIFT 5
mbed_official 31:42176bc3c368 1628 #define MCG_SC_ATMS_MASK 0x40u
mbed_official 31:42176bc3c368 1629 #define MCG_SC_ATMS_SHIFT 6
mbed_official 31:42176bc3c368 1630 #define MCG_SC_ATME_MASK 0x80u
mbed_official 31:42176bc3c368 1631 #define MCG_SC_ATME_SHIFT 7
mbed_official 31:42176bc3c368 1632 /* ATCVH Bit Fields */
mbed_official 31:42176bc3c368 1633 #define MCG_ATCVH_ATCVH_MASK 0xFFu
mbed_official 31:42176bc3c368 1634 #define MCG_ATCVH_ATCVH_SHIFT 0
mbed_official 31:42176bc3c368 1635 #define MCG_ATCVH_ATCVH(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVH_ATCVH_SHIFT))&MCG_ATCVH_ATCVH_MASK)
mbed_official 31:42176bc3c368 1636 /* ATCVL Bit Fields */
mbed_official 31:42176bc3c368 1637 #define MCG_ATCVL_ATCVL_MASK 0xFFu
mbed_official 31:42176bc3c368 1638 #define MCG_ATCVL_ATCVL_SHIFT 0
mbed_official 31:42176bc3c368 1639 #define MCG_ATCVL_ATCVL(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVL_ATCVL_SHIFT))&MCG_ATCVL_ATCVL_MASK)
mbed_official 31:42176bc3c368 1640 /* C8 Bit Fields */
mbed_official 31:42176bc3c368 1641 #define MCG_C8_LOLRE_MASK 0x40u
mbed_official 31:42176bc3c368 1642 #define MCG_C8_LOLRE_SHIFT 6
mbed_official 31:42176bc3c368 1643
mbed_official 31:42176bc3c368 1644 /**
mbed_official 31:42176bc3c368 1645 * @}
mbed_official 31:42176bc3c368 1646 */ /* end of group MCG_Register_Masks */
mbed_official 31:42176bc3c368 1647
mbed_official 31:42176bc3c368 1648
mbed_official 31:42176bc3c368 1649 /* MCG - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 1650 /** Peripheral MCG base address */
mbed_official 31:42176bc3c368 1651 #define MCG_BASE (0x40064000u)
mbed_official 31:42176bc3c368 1652 /** Peripheral MCG base pointer */
mbed_official 31:42176bc3c368 1653 #define MCG ((MCG_Type *)MCG_BASE)
mbed_official 31:42176bc3c368 1654 /** Array initializer of MCG peripheral base pointers */
mbed_official 31:42176bc3c368 1655 #define MCG_BASES { MCG }
mbed_official 31:42176bc3c368 1656
mbed_official 31:42176bc3c368 1657 /**
mbed_official 31:42176bc3c368 1658 * @}
mbed_official 31:42176bc3c368 1659 */ /* end of group MCG_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 1660
mbed_official 31:42176bc3c368 1661
mbed_official 31:42176bc3c368 1662 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1663 -- MCM Peripheral Access Layer
mbed_official 31:42176bc3c368 1664 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1665
mbed_official 31:42176bc3c368 1666 /**
mbed_official 31:42176bc3c368 1667 * @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer
mbed_official 31:42176bc3c368 1668 * @{
mbed_official 31:42176bc3c368 1669 */
mbed_official 31:42176bc3c368 1670
mbed_official 31:42176bc3c368 1671 /** MCM - Register Layout Typedef */
mbed_official 31:42176bc3c368 1672 typedef struct {
mbed_official 31:42176bc3c368 1673 uint8_t RESERVED_0[8];
mbed_official 31:42176bc3c368 1674 __I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
mbed_official 31:42176bc3c368 1675 __I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
mbed_official 31:42176bc3c368 1676 __IO uint32_t PLACR; /**< Platform Control Register, offset: 0xC */
mbed_official 31:42176bc3c368 1677 uint8_t RESERVED_1[48];
mbed_official 31:42176bc3c368 1678 __IO uint32_t CPO; /**< Compute Operation Control Register, offset: 0x40 */
mbed_official 31:42176bc3c368 1679 } MCM_Type;
mbed_official 31:42176bc3c368 1680
mbed_official 31:42176bc3c368 1681 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1682 -- MCM Register Masks
mbed_official 31:42176bc3c368 1683 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1684
mbed_official 31:42176bc3c368 1685 /**
mbed_official 31:42176bc3c368 1686 * @addtogroup MCM_Register_Masks MCM Register Masks
mbed_official 31:42176bc3c368 1687 * @{
mbed_official 31:42176bc3c368 1688 */
mbed_official 31:42176bc3c368 1689
mbed_official 31:42176bc3c368 1690 /* PLASC Bit Fields */
mbed_official 31:42176bc3c368 1691 #define MCM_PLASC_ASC_MASK 0xFFu
mbed_official 31:42176bc3c368 1692 #define MCM_PLASC_ASC_SHIFT 0
mbed_official 31:42176bc3c368 1693 #define MCM_PLASC_ASC(x) (((uint16_t)(((uint16_t)(x))<<MCM_PLASC_ASC_SHIFT))&MCM_PLASC_ASC_MASK)
mbed_official 31:42176bc3c368 1694 /* PLAMC Bit Fields */
mbed_official 31:42176bc3c368 1695 #define MCM_PLAMC_AMC_MASK 0xFFu
mbed_official 31:42176bc3c368 1696 #define MCM_PLAMC_AMC_SHIFT 0
mbed_official 31:42176bc3c368 1697 #define MCM_PLAMC_AMC(x) (((uint16_t)(((uint16_t)(x))<<MCM_PLAMC_AMC_SHIFT))&MCM_PLAMC_AMC_MASK)
mbed_official 31:42176bc3c368 1698 /* PLACR Bit Fields */
mbed_official 31:42176bc3c368 1699 #define MCM_PLACR_ARB_MASK 0x200u
mbed_official 31:42176bc3c368 1700 #define MCM_PLACR_ARB_SHIFT 9
mbed_official 31:42176bc3c368 1701 #define MCM_PLACR_CFCC_MASK 0x400u
mbed_official 31:42176bc3c368 1702 #define MCM_PLACR_CFCC_SHIFT 10
mbed_official 31:42176bc3c368 1703 #define MCM_PLACR_DFCDA_MASK 0x800u
mbed_official 31:42176bc3c368 1704 #define MCM_PLACR_DFCDA_SHIFT 11
mbed_official 31:42176bc3c368 1705 #define MCM_PLACR_DFCIC_MASK 0x1000u
mbed_official 31:42176bc3c368 1706 #define MCM_PLACR_DFCIC_SHIFT 12
mbed_official 31:42176bc3c368 1707 #define MCM_PLACR_DFCC_MASK 0x2000u
mbed_official 31:42176bc3c368 1708 #define MCM_PLACR_DFCC_SHIFT 13
mbed_official 31:42176bc3c368 1709 #define MCM_PLACR_EFDS_MASK 0x4000u
mbed_official 31:42176bc3c368 1710 #define MCM_PLACR_EFDS_SHIFT 14
mbed_official 31:42176bc3c368 1711 #define MCM_PLACR_DFCS_MASK 0x8000u
mbed_official 31:42176bc3c368 1712 #define MCM_PLACR_DFCS_SHIFT 15
mbed_official 31:42176bc3c368 1713 #define MCM_PLACR_ESFC_MASK 0x10000u
mbed_official 31:42176bc3c368 1714 #define MCM_PLACR_ESFC_SHIFT 16
mbed_official 31:42176bc3c368 1715 /* CPO Bit Fields */
mbed_official 31:42176bc3c368 1716 #define MCM_CPO_CPOREQ_MASK 0x1u
mbed_official 31:42176bc3c368 1717 #define MCM_CPO_CPOREQ_SHIFT 0
mbed_official 31:42176bc3c368 1718 #define MCM_CPO_CPOACK_MASK 0x2u
mbed_official 31:42176bc3c368 1719 #define MCM_CPO_CPOACK_SHIFT 1
mbed_official 31:42176bc3c368 1720 #define MCM_CPO_CPOWOI_MASK 0x4u
mbed_official 31:42176bc3c368 1721 #define MCM_CPO_CPOWOI_SHIFT 2
mbed_official 31:42176bc3c368 1722
mbed_official 31:42176bc3c368 1723 /**
mbed_official 31:42176bc3c368 1724 * @}
mbed_official 31:42176bc3c368 1725 */ /* end of group MCM_Register_Masks */
mbed_official 31:42176bc3c368 1726
mbed_official 31:42176bc3c368 1727
mbed_official 31:42176bc3c368 1728 /* MCM - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 1729 /** Peripheral MCM base address */
mbed_official 31:42176bc3c368 1730 #define MCM_BASE (0xF0003000u)
mbed_official 31:42176bc3c368 1731 /** Peripheral MCM base pointer */
mbed_official 31:42176bc3c368 1732 #define MCM ((MCM_Type *)MCM_BASE)
mbed_official 31:42176bc3c368 1733 /** Array initializer of MCM peripheral base pointers */
mbed_official 31:42176bc3c368 1734 #define MCM_BASES { MCM }
mbed_official 31:42176bc3c368 1735
mbed_official 31:42176bc3c368 1736 /**
mbed_official 31:42176bc3c368 1737 * @}
mbed_official 31:42176bc3c368 1738 */ /* end of group MCM_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 1739
mbed_official 31:42176bc3c368 1740
mbed_official 31:42176bc3c368 1741 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1742 -- MTB Peripheral Access Layer
mbed_official 31:42176bc3c368 1743 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1744
mbed_official 31:42176bc3c368 1745 /**
mbed_official 31:42176bc3c368 1746 * @addtogroup MTB_Peripheral_Access_Layer MTB Peripheral Access Layer
mbed_official 31:42176bc3c368 1747 * @{
mbed_official 31:42176bc3c368 1748 */
mbed_official 31:42176bc3c368 1749
mbed_official 31:42176bc3c368 1750 /** MTB - Register Layout Typedef */
mbed_official 31:42176bc3c368 1751 typedef struct {
mbed_official 31:42176bc3c368 1752 __IO uint32_t POSITION; /**< MTB Position Register, offset: 0x0 */
mbed_official 31:42176bc3c368 1753 __IO uint32_t MASTER; /**< MTB Master Register, offset: 0x4 */
mbed_official 31:42176bc3c368 1754 __IO uint32_t FLOW; /**< MTB Flow Register, offset: 0x8 */
mbed_official 31:42176bc3c368 1755 __I uint32_t BASE; /**< MTB Base Register, offset: 0xC */
mbed_official 31:42176bc3c368 1756 uint8_t RESERVED_0[3824];
mbed_official 31:42176bc3c368 1757 __I uint32_t MODECTRL; /**< Integration Mode Control Register, offset: 0xF00 */
mbed_official 31:42176bc3c368 1758 uint8_t RESERVED_1[156];
mbed_official 31:42176bc3c368 1759 __I uint32_t TAGSET; /**< Claim TAG Set Register, offset: 0xFA0 */
mbed_official 31:42176bc3c368 1760 __I uint32_t TAGCLEAR; /**< Claim TAG Clear Register, offset: 0xFA4 */
mbed_official 31:42176bc3c368 1761 uint8_t RESERVED_2[8];
mbed_official 31:42176bc3c368 1762 __I uint32_t LOCKACCESS; /**< Lock Access Register, offset: 0xFB0 */
mbed_official 31:42176bc3c368 1763 __I uint32_t LOCKSTAT; /**< Lock Status Register, offset: 0xFB4 */
mbed_official 31:42176bc3c368 1764 __I uint32_t AUTHSTAT; /**< Authentication Status Register, offset: 0xFB8 */
mbed_official 31:42176bc3c368 1765 __I uint32_t DEVICEARCH; /**< Device Architecture Register, offset: 0xFBC */
mbed_official 31:42176bc3c368 1766 uint8_t RESERVED_3[8];
mbed_official 31:42176bc3c368 1767 __I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
mbed_official 31:42176bc3c368 1768 __I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
mbed_official 31:42176bc3c368 1769 __I uint32_t PERIPHID[8]; /**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 */
mbed_official 31:42176bc3c368 1770 __I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
mbed_official 31:42176bc3c368 1771 } MTB_Type;
mbed_official 31:42176bc3c368 1772
mbed_official 31:42176bc3c368 1773 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1774 -- MTB Register Masks
mbed_official 31:42176bc3c368 1775 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1776
mbed_official 31:42176bc3c368 1777 /**
mbed_official 31:42176bc3c368 1778 * @addtogroup MTB_Register_Masks MTB Register Masks
mbed_official 31:42176bc3c368 1779 * @{
mbed_official 31:42176bc3c368 1780 */
mbed_official 31:42176bc3c368 1781
mbed_official 31:42176bc3c368 1782 /* POSITION Bit Fields */
mbed_official 31:42176bc3c368 1783 #define MTB_POSITION_WRAP_MASK 0x4u
mbed_official 31:42176bc3c368 1784 #define MTB_POSITION_WRAP_SHIFT 2
mbed_official 31:42176bc3c368 1785 #define MTB_POSITION_POINTER_MASK 0xFFFFFFF8u
mbed_official 31:42176bc3c368 1786 #define MTB_POSITION_POINTER_SHIFT 3
mbed_official 31:42176bc3c368 1787 #define MTB_POSITION_POINTER(x) (((uint32_t)(((uint32_t)(x))<<MTB_POSITION_POINTER_SHIFT))&MTB_POSITION_POINTER_MASK)
mbed_official 31:42176bc3c368 1788 /* MASTER Bit Fields */
mbed_official 31:42176bc3c368 1789 #define MTB_MASTER_MASK_MASK 0x1Fu
mbed_official 31:42176bc3c368 1790 #define MTB_MASTER_MASK_SHIFT 0
mbed_official 31:42176bc3c368 1791 #define MTB_MASTER_MASK(x) (((uint32_t)(((uint32_t)(x))<<MTB_MASTER_MASK_SHIFT))&MTB_MASTER_MASK_MASK)
mbed_official 31:42176bc3c368 1792 #define MTB_MASTER_TSTARTEN_MASK 0x20u
mbed_official 31:42176bc3c368 1793 #define MTB_MASTER_TSTARTEN_SHIFT 5
mbed_official 31:42176bc3c368 1794 #define MTB_MASTER_TSTOPEN_MASK 0x40u
mbed_official 31:42176bc3c368 1795 #define MTB_MASTER_TSTOPEN_SHIFT 6
mbed_official 31:42176bc3c368 1796 #define MTB_MASTER_SFRWPRIV_MASK 0x80u
mbed_official 31:42176bc3c368 1797 #define MTB_MASTER_SFRWPRIV_SHIFT 7
mbed_official 31:42176bc3c368 1798 #define MTB_MASTER_RAMPRIV_MASK 0x100u
mbed_official 31:42176bc3c368 1799 #define MTB_MASTER_RAMPRIV_SHIFT 8
mbed_official 31:42176bc3c368 1800 #define MTB_MASTER_HALTREQ_MASK 0x200u
mbed_official 31:42176bc3c368 1801 #define MTB_MASTER_HALTREQ_SHIFT 9
mbed_official 31:42176bc3c368 1802 #define MTB_MASTER_EN_MASK 0x80000000u
mbed_official 31:42176bc3c368 1803 #define MTB_MASTER_EN_SHIFT 31
mbed_official 31:42176bc3c368 1804 /* FLOW Bit Fields */
mbed_official 31:42176bc3c368 1805 #define MTB_FLOW_AUTOSTOP_MASK 0x1u
mbed_official 31:42176bc3c368 1806 #define MTB_FLOW_AUTOSTOP_SHIFT 0
mbed_official 31:42176bc3c368 1807 #define MTB_FLOW_AUTOHALT_MASK 0x2u
mbed_official 31:42176bc3c368 1808 #define MTB_FLOW_AUTOHALT_SHIFT 1
mbed_official 31:42176bc3c368 1809 #define MTB_FLOW_WATERMARK_MASK 0xFFFFFFF8u
mbed_official 31:42176bc3c368 1810 #define MTB_FLOW_WATERMARK_SHIFT 3
mbed_official 31:42176bc3c368 1811 #define MTB_FLOW_WATERMARK(x) (((uint32_t)(((uint32_t)(x))<<MTB_FLOW_WATERMARK_SHIFT))&MTB_FLOW_WATERMARK_MASK)
mbed_official 31:42176bc3c368 1812 /* BASE Bit Fields */
mbed_official 31:42176bc3c368 1813 #define MTB_BASE_BASEADDR_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1814 #define MTB_BASE_BASEADDR_SHIFT 0
mbed_official 31:42176bc3c368 1815 #define MTB_BASE_BASEADDR(x) (((uint32_t)(((uint32_t)(x))<<MTB_BASE_BASEADDR_SHIFT))&MTB_BASE_BASEADDR_MASK)
mbed_official 31:42176bc3c368 1816 /* MODECTRL Bit Fields */
mbed_official 31:42176bc3c368 1817 #define MTB_MODECTRL_MODECTRL_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1818 #define MTB_MODECTRL_MODECTRL_SHIFT 0
mbed_official 31:42176bc3c368 1819 #define MTB_MODECTRL_MODECTRL(x) (((uint32_t)(((uint32_t)(x))<<MTB_MODECTRL_MODECTRL_SHIFT))&MTB_MODECTRL_MODECTRL_MASK)
mbed_official 31:42176bc3c368 1820 /* TAGSET Bit Fields */
mbed_official 31:42176bc3c368 1821 #define MTB_TAGSET_TAGSET_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1822 #define MTB_TAGSET_TAGSET_SHIFT 0
mbed_official 31:42176bc3c368 1823 #define MTB_TAGSET_TAGSET(x) (((uint32_t)(((uint32_t)(x))<<MTB_TAGSET_TAGSET_SHIFT))&MTB_TAGSET_TAGSET_MASK)
mbed_official 31:42176bc3c368 1824 /* TAGCLEAR Bit Fields */
mbed_official 31:42176bc3c368 1825 #define MTB_TAGCLEAR_TAGCLEAR_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1826 #define MTB_TAGCLEAR_TAGCLEAR_SHIFT 0
mbed_official 31:42176bc3c368 1827 #define MTB_TAGCLEAR_TAGCLEAR(x) (((uint32_t)(((uint32_t)(x))<<MTB_TAGCLEAR_TAGCLEAR_SHIFT))&MTB_TAGCLEAR_TAGCLEAR_MASK)
mbed_official 31:42176bc3c368 1828 /* LOCKACCESS Bit Fields */
mbed_official 31:42176bc3c368 1829 #define MTB_LOCKACCESS_LOCKACCESS_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1830 #define MTB_LOCKACCESS_LOCKACCESS_SHIFT 0
mbed_official 31:42176bc3c368 1831 #define MTB_LOCKACCESS_LOCKACCESS(x) (((uint32_t)(((uint32_t)(x))<<MTB_LOCKACCESS_LOCKACCESS_SHIFT))&MTB_LOCKACCESS_LOCKACCESS_MASK)
mbed_official 31:42176bc3c368 1832 /* LOCKSTAT Bit Fields */
mbed_official 31:42176bc3c368 1833 #define MTB_LOCKSTAT_LOCKSTAT_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1834 #define MTB_LOCKSTAT_LOCKSTAT_SHIFT 0
mbed_official 31:42176bc3c368 1835 #define MTB_LOCKSTAT_LOCKSTAT(x) (((uint32_t)(((uint32_t)(x))<<MTB_LOCKSTAT_LOCKSTAT_SHIFT))&MTB_LOCKSTAT_LOCKSTAT_MASK)
mbed_official 31:42176bc3c368 1836 /* AUTHSTAT Bit Fields */
mbed_official 31:42176bc3c368 1837 #define MTB_AUTHSTAT_BIT0_MASK 0x1u
mbed_official 31:42176bc3c368 1838 #define MTB_AUTHSTAT_BIT0_SHIFT 0
mbed_official 31:42176bc3c368 1839 #define MTB_AUTHSTAT_BIT1_MASK 0x2u
mbed_official 31:42176bc3c368 1840 #define MTB_AUTHSTAT_BIT1_SHIFT 1
mbed_official 31:42176bc3c368 1841 #define MTB_AUTHSTAT_BIT2_MASK 0x4u
mbed_official 31:42176bc3c368 1842 #define MTB_AUTHSTAT_BIT2_SHIFT 2
mbed_official 31:42176bc3c368 1843 #define MTB_AUTHSTAT_BIT3_MASK 0x8u
mbed_official 31:42176bc3c368 1844 #define MTB_AUTHSTAT_BIT3_SHIFT 3
mbed_official 31:42176bc3c368 1845 /* DEVICEARCH Bit Fields */
mbed_official 31:42176bc3c368 1846 #define MTB_DEVICEARCH_DEVICEARCH_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1847 #define MTB_DEVICEARCH_DEVICEARCH_SHIFT 0
mbed_official 31:42176bc3c368 1848 #define MTB_DEVICEARCH_DEVICEARCH(x) (((uint32_t)(((uint32_t)(x))<<MTB_DEVICEARCH_DEVICEARCH_SHIFT))&MTB_DEVICEARCH_DEVICEARCH_MASK)
mbed_official 31:42176bc3c368 1849 /* DEVICECFG Bit Fields */
mbed_official 31:42176bc3c368 1850 #define MTB_DEVICECFG_DEVICECFG_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1851 #define MTB_DEVICECFG_DEVICECFG_SHIFT 0
mbed_official 31:42176bc3c368 1852 #define MTB_DEVICECFG_DEVICECFG(x) (((uint32_t)(((uint32_t)(x))<<MTB_DEVICECFG_DEVICECFG_SHIFT))&MTB_DEVICECFG_DEVICECFG_MASK)
mbed_official 31:42176bc3c368 1853 /* DEVICETYPID Bit Fields */
mbed_official 31:42176bc3c368 1854 #define MTB_DEVICETYPID_DEVICETYPID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1855 #define MTB_DEVICETYPID_DEVICETYPID_SHIFT 0
mbed_official 31:42176bc3c368 1856 #define MTB_DEVICETYPID_DEVICETYPID(x) (((uint32_t)(((uint32_t)(x))<<MTB_DEVICETYPID_DEVICETYPID_SHIFT))&MTB_DEVICETYPID_DEVICETYPID_MASK)
mbed_official 31:42176bc3c368 1857 /* PERIPHID Bit Fields */
mbed_official 31:42176bc3c368 1858 #define MTB_PERIPHID_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1859 #define MTB_PERIPHID_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 1860 #define MTB_PERIPHID_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<MTB_PERIPHID_PERIPHID_SHIFT))&MTB_PERIPHID_PERIPHID_MASK)
mbed_official 31:42176bc3c368 1861 /* COMPID Bit Fields */
mbed_official 31:42176bc3c368 1862 #define MTB_COMPID_COMPID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1863 #define MTB_COMPID_COMPID_SHIFT 0
mbed_official 31:42176bc3c368 1864 #define MTB_COMPID_COMPID(x) (((uint32_t)(((uint32_t)(x))<<MTB_COMPID_COMPID_SHIFT))&MTB_COMPID_COMPID_MASK)
mbed_official 31:42176bc3c368 1865
mbed_official 31:42176bc3c368 1866 /**
mbed_official 31:42176bc3c368 1867 * @}
mbed_official 31:42176bc3c368 1868 */ /* end of group MTB_Register_Masks */
mbed_official 31:42176bc3c368 1869
mbed_official 31:42176bc3c368 1870
mbed_official 31:42176bc3c368 1871 /* MTB - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 1872 /** Peripheral MTB base address */
mbed_official 31:42176bc3c368 1873 #define MTB_BASE (0xF0000000u)
mbed_official 31:42176bc3c368 1874 /** Peripheral MTB base pointer */
mbed_official 31:42176bc3c368 1875 #define MTB ((MTB_Type *)MTB_BASE)
mbed_official 31:42176bc3c368 1876 /** Array initializer of MTB peripheral base pointers */
mbed_official 31:42176bc3c368 1877 #define MTB_BASES { MTB }
mbed_official 31:42176bc3c368 1878
mbed_official 31:42176bc3c368 1879 /**
mbed_official 31:42176bc3c368 1880 * @}
mbed_official 31:42176bc3c368 1881 */ /* end of group MTB_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 1882
mbed_official 31:42176bc3c368 1883
mbed_official 31:42176bc3c368 1884 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1885 -- MTBDWT Peripheral Access Layer
mbed_official 31:42176bc3c368 1886 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1887
mbed_official 31:42176bc3c368 1888 /**
mbed_official 31:42176bc3c368 1889 * @addtogroup MTBDWT_Peripheral_Access_Layer MTBDWT Peripheral Access Layer
mbed_official 31:42176bc3c368 1890 * @{
mbed_official 31:42176bc3c368 1891 */
mbed_official 31:42176bc3c368 1892
mbed_official 31:42176bc3c368 1893 /** MTBDWT - Register Layout Typedef */
mbed_official 31:42176bc3c368 1894 typedef struct {
mbed_official 31:42176bc3c368 1895 __I uint32_t CTRL; /**< MTB DWT Control Register, offset: 0x0 */
mbed_official 31:42176bc3c368 1896 uint8_t RESERVED_0[28];
mbed_official 31:42176bc3c368 1897 struct { /* offset: 0x20, array step: 0x10 */
mbed_official 31:42176bc3c368 1898 __IO uint32_t COMP; /**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 */
mbed_official 31:42176bc3c368 1899 __IO uint32_t MASK; /**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 */
mbed_official 31:42176bc3c368 1900 __IO uint32_t FCT; /**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 */
mbed_official 31:42176bc3c368 1901 uint8_t RESERVED_0[4];
mbed_official 31:42176bc3c368 1902 } COMPARATOR[2];
mbed_official 31:42176bc3c368 1903 uint8_t RESERVED_1[448];
mbed_official 31:42176bc3c368 1904 __IO uint32_t TBCTRL; /**< MTB_DWT Trace Buffer Control Register, offset: 0x200 */
mbed_official 31:42176bc3c368 1905 uint8_t RESERVED_2[3524];
mbed_official 31:42176bc3c368 1906 __I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
mbed_official 31:42176bc3c368 1907 __I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
mbed_official 31:42176bc3c368 1908 __I uint32_t PERIPHID[8]; /**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 */
mbed_official 31:42176bc3c368 1909 __I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
mbed_official 31:42176bc3c368 1910 } MTBDWT_Type;
mbed_official 31:42176bc3c368 1911
mbed_official 31:42176bc3c368 1912 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1913 -- MTBDWT Register Masks
mbed_official 31:42176bc3c368 1914 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1915
mbed_official 31:42176bc3c368 1916 /**
mbed_official 31:42176bc3c368 1917 * @addtogroup MTBDWT_Register_Masks MTBDWT Register Masks
mbed_official 31:42176bc3c368 1918 * @{
mbed_official 31:42176bc3c368 1919 */
mbed_official 31:42176bc3c368 1920
mbed_official 31:42176bc3c368 1921 /* CTRL Bit Fields */
mbed_official 31:42176bc3c368 1922 #define MTBDWT_CTRL_DWTCFGCTRL_MASK 0xFFFFFFFu
mbed_official 31:42176bc3c368 1923 #define MTBDWT_CTRL_DWTCFGCTRL_SHIFT 0
mbed_official 31:42176bc3c368 1924 #define MTBDWT_CTRL_DWTCFGCTRL(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_CTRL_DWTCFGCTRL_SHIFT))&MTBDWT_CTRL_DWTCFGCTRL_MASK)
mbed_official 31:42176bc3c368 1925 #define MTBDWT_CTRL_NUMCMP_MASK 0xF0000000u
mbed_official 31:42176bc3c368 1926 #define MTBDWT_CTRL_NUMCMP_SHIFT 28
mbed_official 31:42176bc3c368 1927 #define MTBDWT_CTRL_NUMCMP(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_CTRL_NUMCMP_SHIFT))&MTBDWT_CTRL_NUMCMP_MASK)
mbed_official 31:42176bc3c368 1928 /* COMP Bit Fields */
mbed_official 31:42176bc3c368 1929 #define MTBDWT_COMP_COMP_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1930 #define MTBDWT_COMP_COMP_SHIFT 0
mbed_official 31:42176bc3c368 1931 #define MTBDWT_COMP_COMP(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_COMP_COMP_SHIFT))&MTBDWT_COMP_COMP_MASK)
mbed_official 31:42176bc3c368 1932 /* MASK Bit Fields */
mbed_official 31:42176bc3c368 1933 #define MTBDWT_MASK_MASK_MASK 0x1Fu
mbed_official 31:42176bc3c368 1934 #define MTBDWT_MASK_MASK_SHIFT 0
mbed_official 31:42176bc3c368 1935 #define MTBDWT_MASK_MASK(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_MASK_MASK_SHIFT))&MTBDWT_MASK_MASK_MASK)
mbed_official 31:42176bc3c368 1936 /* FCT Bit Fields */
mbed_official 31:42176bc3c368 1937 #define MTBDWT_FCT_FUNCTION_MASK 0xFu
mbed_official 31:42176bc3c368 1938 #define MTBDWT_FCT_FUNCTION_SHIFT 0
mbed_official 31:42176bc3c368 1939 #define MTBDWT_FCT_FUNCTION(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_FCT_FUNCTION_SHIFT))&MTBDWT_FCT_FUNCTION_MASK)
mbed_official 31:42176bc3c368 1940 #define MTBDWT_FCT_DATAVMATCH_MASK 0x100u
mbed_official 31:42176bc3c368 1941 #define MTBDWT_FCT_DATAVMATCH_SHIFT 8
mbed_official 31:42176bc3c368 1942 #define MTBDWT_FCT_DATAVSIZE_MASK 0xC00u
mbed_official 31:42176bc3c368 1943 #define MTBDWT_FCT_DATAVSIZE_SHIFT 10
mbed_official 31:42176bc3c368 1944 #define MTBDWT_FCT_DATAVSIZE(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_FCT_DATAVSIZE_SHIFT))&MTBDWT_FCT_DATAVSIZE_MASK)
mbed_official 31:42176bc3c368 1945 #define MTBDWT_FCT_DATAVADDR0_MASK 0xF000u
mbed_official 31:42176bc3c368 1946 #define MTBDWT_FCT_DATAVADDR0_SHIFT 12
mbed_official 31:42176bc3c368 1947 #define MTBDWT_FCT_DATAVADDR0(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_FCT_DATAVADDR0_SHIFT))&MTBDWT_FCT_DATAVADDR0_MASK)
mbed_official 31:42176bc3c368 1948 #define MTBDWT_FCT_MATCHED_MASK 0x1000000u
mbed_official 31:42176bc3c368 1949 #define MTBDWT_FCT_MATCHED_SHIFT 24
mbed_official 31:42176bc3c368 1950 /* TBCTRL Bit Fields */
mbed_official 31:42176bc3c368 1951 #define MTBDWT_TBCTRL_ACOMP0_MASK 0x1u
mbed_official 31:42176bc3c368 1952 #define MTBDWT_TBCTRL_ACOMP0_SHIFT 0
mbed_official 31:42176bc3c368 1953 #define MTBDWT_TBCTRL_ACOMP1_MASK 0x2u
mbed_official 31:42176bc3c368 1954 #define MTBDWT_TBCTRL_ACOMP1_SHIFT 1
mbed_official 31:42176bc3c368 1955 #define MTBDWT_TBCTRL_NUMCOMP_MASK 0xF0000000u
mbed_official 31:42176bc3c368 1956 #define MTBDWT_TBCTRL_NUMCOMP_SHIFT 28
mbed_official 31:42176bc3c368 1957 #define MTBDWT_TBCTRL_NUMCOMP(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_TBCTRL_NUMCOMP_SHIFT))&MTBDWT_TBCTRL_NUMCOMP_MASK)
mbed_official 31:42176bc3c368 1958 /* DEVICECFG Bit Fields */
mbed_official 31:42176bc3c368 1959 #define MTBDWT_DEVICECFG_DEVICECFG_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1960 #define MTBDWT_DEVICECFG_DEVICECFG_SHIFT 0
mbed_official 31:42176bc3c368 1961 #define MTBDWT_DEVICECFG_DEVICECFG(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_DEVICECFG_DEVICECFG_SHIFT))&MTBDWT_DEVICECFG_DEVICECFG_MASK)
mbed_official 31:42176bc3c368 1962 /* DEVICETYPID Bit Fields */
mbed_official 31:42176bc3c368 1963 #define MTBDWT_DEVICETYPID_DEVICETYPID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1964 #define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT 0
mbed_official 31:42176bc3c368 1965 #define MTBDWT_DEVICETYPID_DEVICETYPID(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT))&MTBDWT_DEVICETYPID_DEVICETYPID_MASK)
mbed_official 31:42176bc3c368 1966 /* PERIPHID Bit Fields */
mbed_official 31:42176bc3c368 1967 #define MTBDWT_PERIPHID_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1968 #define MTBDWT_PERIPHID_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 1969 #define MTBDWT_PERIPHID_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_PERIPHID_PERIPHID_SHIFT))&MTBDWT_PERIPHID_PERIPHID_MASK)
mbed_official 31:42176bc3c368 1970 /* COMPID Bit Fields */
mbed_official 31:42176bc3c368 1971 #define MTBDWT_COMPID_COMPID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 1972 #define MTBDWT_COMPID_COMPID_SHIFT 0
mbed_official 31:42176bc3c368 1973 #define MTBDWT_COMPID_COMPID(x) (((uint32_t)(((uint32_t)(x))<<MTBDWT_COMPID_COMPID_SHIFT))&MTBDWT_COMPID_COMPID_MASK)
mbed_official 31:42176bc3c368 1974
mbed_official 31:42176bc3c368 1975 /**
mbed_official 31:42176bc3c368 1976 * @}
mbed_official 31:42176bc3c368 1977 */ /* end of group MTBDWT_Register_Masks */
mbed_official 31:42176bc3c368 1978
mbed_official 31:42176bc3c368 1979
mbed_official 31:42176bc3c368 1980 /* MTBDWT - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 1981 /** Peripheral MTBDWT base address */
mbed_official 31:42176bc3c368 1982 #define MTBDWT_BASE (0xF0001000u)
mbed_official 31:42176bc3c368 1983 /** Peripheral MTBDWT base pointer */
mbed_official 31:42176bc3c368 1984 #define MTBDWT ((MTBDWT_Type *)MTBDWT_BASE)
mbed_official 31:42176bc3c368 1985 /** Array initializer of MTBDWT peripheral base pointers */
mbed_official 31:42176bc3c368 1986 #define MTBDWT_BASES { MTBDWT }
mbed_official 31:42176bc3c368 1987
mbed_official 31:42176bc3c368 1988 /**
mbed_official 31:42176bc3c368 1989 * @}
mbed_official 31:42176bc3c368 1990 */ /* end of group MTBDWT_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 1991
mbed_official 31:42176bc3c368 1992
mbed_official 31:42176bc3c368 1993 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 1994 -- NV Peripheral Access Layer
mbed_official 31:42176bc3c368 1995 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 1996
mbed_official 31:42176bc3c368 1997 /**
mbed_official 31:42176bc3c368 1998 * @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer
mbed_official 31:42176bc3c368 1999 * @{
mbed_official 31:42176bc3c368 2000 */
mbed_official 31:42176bc3c368 2001
mbed_official 31:42176bc3c368 2002 /** NV - Register Layout Typedef */
mbed_official 31:42176bc3c368 2003 typedef struct {
mbed_official 31:42176bc3c368 2004 __I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
mbed_official 31:42176bc3c368 2005 __I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
mbed_official 31:42176bc3c368 2006 __I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
mbed_official 31:42176bc3c368 2007 __I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
mbed_official 31:42176bc3c368 2008 __I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
mbed_official 31:42176bc3c368 2009 __I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
mbed_official 31:42176bc3c368 2010 __I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
mbed_official 31:42176bc3c368 2011 __I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
mbed_official 31:42176bc3c368 2012 __I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
mbed_official 31:42176bc3c368 2013 __I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
mbed_official 31:42176bc3c368 2014 __I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
mbed_official 31:42176bc3c368 2015 __I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
mbed_official 31:42176bc3c368 2016 __I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
mbed_official 31:42176bc3c368 2017 __I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
mbed_official 31:42176bc3c368 2018 } NV_Type;
mbed_official 31:42176bc3c368 2019
mbed_official 31:42176bc3c368 2020 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2021 -- NV Register Masks
mbed_official 31:42176bc3c368 2022 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2023
mbed_official 31:42176bc3c368 2024 /**
mbed_official 31:42176bc3c368 2025 * @addtogroup NV_Register_Masks NV Register Masks
mbed_official 31:42176bc3c368 2026 * @{
mbed_official 31:42176bc3c368 2027 */
mbed_official 31:42176bc3c368 2028
mbed_official 31:42176bc3c368 2029 /* BACKKEY3 Bit Fields */
mbed_official 31:42176bc3c368 2030 #define NV_BACKKEY3_KEY_MASK 0xFFu
mbed_official 31:42176bc3c368 2031 #define NV_BACKKEY3_KEY_SHIFT 0
mbed_official 31:42176bc3c368 2032 #define NV_BACKKEY3_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY3_KEY_SHIFT))&NV_BACKKEY3_KEY_MASK)
mbed_official 31:42176bc3c368 2033 /* BACKKEY2 Bit Fields */
mbed_official 31:42176bc3c368 2034 #define NV_BACKKEY2_KEY_MASK 0xFFu
mbed_official 31:42176bc3c368 2035 #define NV_BACKKEY2_KEY_SHIFT 0
mbed_official 31:42176bc3c368 2036 #define NV_BACKKEY2_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY2_KEY_SHIFT))&NV_BACKKEY2_KEY_MASK)
mbed_official 31:42176bc3c368 2037 /* BACKKEY1 Bit Fields */
mbed_official 31:42176bc3c368 2038 #define NV_BACKKEY1_KEY_MASK 0xFFu
mbed_official 31:42176bc3c368 2039 #define NV_BACKKEY1_KEY_SHIFT 0
mbed_official 31:42176bc3c368 2040 #define NV_BACKKEY1_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY1_KEY_SHIFT))&NV_BACKKEY1_KEY_MASK)
mbed_official 31:42176bc3c368 2041 /* BACKKEY0 Bit Fields */
mbed_official 31:42176bc3c368 2042 #define NV_BACKKEY0_KEY_MASK 0xFFu
mbed_official 31:42176bc3c368 2043 #define NV_BACKKEY0_KEY_SHIFT 0
mbed_official 31:42176bc3c368 2044 #define NV_BACKKEY0_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY0_KEY_SHIFT))&NV_BACKKEY0_KEY_MASK)
mbed_official 31:42176bc3c368 2045 /* BACKKEY7 Bit Fields */
mbed_official 31:42176bc3c368 2046 #define NV_BACKKEY7_KEY_MASK 0xFFu
mbed_official 31:42176bc3c368 2047 #define NV_BACKKEY7_KEY_SHIFT 0
mbed_official 31:42176bc3c368 2048 #define NV_BACKKEY7_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY7_KEY_SHIFT))&NV_BACKKEY7_KEY_MASK)
mbed_official 31:42176bc3c368 2049 /* BACKKEY6 Bit Fields */
mbed_official 31:42176bc3c368 2050 #define NV_BACKKEY6_KEY_MASK 0xFFu
mbed_official 31:42176bc3c368 2051 #define NV_BACKKEY6_KEY_SHIFT 0
mbed_official 31:42176bc3c368 2052 #define NV_BACKKEY6_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY6_KEY_SHIFT))&NV_BACKKEY6_KEY_MASK)
mbed_official 31:42176bc3c368 2053 /* BACKKEY5 Bit Fields */
mbed_official 31:42176bc3c368 2054 #define NV_BACKKEY5_KEY_MASK 0xFFu
mbed_official 31:42176bc3c368 2055 #define NV_BACKKEY5_KEY_SHIFT 0
mbed_official 31:42176bc3c368 2056 #define NV_BACKKEY5_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY5_KEY_SHIFT))&NV_BACKKEY5_KEY_MASK)
mbed_official 31:42176bc3c368 2057 /* BACKKEY4 Bit Fields */
mbed_official 31:42176bc3c368 2058 #define NV_BACKKEY4_KEY_MASK 0xFFu
mbed_official 31:42176bc3c368 2059 #define NV_BACKKEY4_KEY_SHIFT 0
mbed_official 31:42176bc3c368 2060 #define NV_BACKKEY4_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY4_KEY_SHIFT))&NV_BACKKEY4_KEY_MASK)
mbed_official 31:42176bc3c368 2061 /* FPROT3 Bit Fields */
mbed_official 31:42176bc3c368 2062 #define NV_FPROT3_PROT_MASK 0xFFu
mbed_official 31:42176bc3c368 2063 #define NV_FPROT3_PROT_SHIFT 0
mbed_official 31:42176bc3c368 2064 #define NV_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT3_PROT_SHIFT))&NV_FPROT3_PROT_MASK)
mbed_official 31:42176bc3c368 2065 /* FPROT2 Bit Fields */
mbed_official 31:42176bc3c368 2066 #define NV_FPROT2_PROT_MASK 0xFFu
mbed_official 31:42176bc3c368 2067 #define NV_FPROT2_PROT_SHIFT 0
mbed_official 31:42176bc3c368 2068 #define NV_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT2_PROT_SHIFT))&NV_FPROT2_PROT_MASK)
mbed_official 31:42176bc3c368 2069 /* FPROT1 Bit Fields */
mbed_official 31:42176bc3c368 2070 #define NV_FPROT1_PROT_MASK 0xFFu
mbed_official 31:42176bc3c368 2071 #define NV_FPROT1_PROT_SHIFT 0
mbed_official 31:42176bc3c368 2072 #define NV_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT1_PROT_SHIFT))&NV_FPROT1_PROT_MASK)
mbed_official 31:42176bc3c368 2073 /* FPROT0 Bit Fields */
mbed_official 31:42176bc3c368 2074 #define NV_FPROT0_PROT_MASK 0xFFu
mbed_official 31:42176bc3c368 2075 #define NV_FPROT0_PROT_SHIFT 0
mbed_official 31:42176bc3c368 2076 #define NV_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT0_PROT_SHIFT))&NV_FPROT0_PROT_MASK)
mbed_official 31:42176bc3c368 2077 /* FSEC Bit Fields */
mbed_official 31:42176bc3c368 2078 #define NV_FSEC_SEC_MASK 0x3u
mbed_official 31:42176bc3c368 2079 #define NV_FSEC_SEC_SHIFT 0
mbed_official 31:42176bc3c368 2080 #define NV_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_SEC_SHIFT))&NV_FSEC_SEC_MASK)
mbed_official 31:42176bc3c368 2081 #define NV_FSEC_FSLACC_MASK 0xCu
mbed_official 31:42176bc3c368 2082 #define NV_FSEC_FSLACC_SHIFT 2
mbed_official 31:42176bc3c368 2083 #define NV_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_FSLACC_SHIFT))&NV_FSEC_FSLACC_MASK)
mbed_official 31:42176bc3c368 2084 #define NV_FSEC_MEEN_MASK 0x30u
mbed_official 31:42176bc3c368 2085 #define NV_FSEC_MEEN_SHIFT 4
mbed_official 31:42176bc3c368 2086 #define NV_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_MEEN_SHIFT))&NV_FSEC_MEEN_MASK)
mbed_official 31:42176bc3c368 2087 #define NV_FSEC_KEYEN_MASK 0xC0u
mbed_official 31:42176bc3c368 2088 #define NV_FSEC_KEYEN_SHIFT 6
mbed_official 31:42176bc3c368 2089 #define NV_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_KEYEN_SHIFT))&NV_FSEC_KEYEN_MASK)
mbed_official 31:42176bc3c368 2090 /* FOPT Bit Fields */
mbed_official 31:42176bc3c368 2091 #define NV_FOPT_LPBOOT0_MASK 0x1u
mbed_official 31:42176bc3c368 2092 #define NV_FOPT_LPBOOT0_SHIFT 0
mbed_official 31:42176bc3c368 2093 #define NV_FOPT_NMI_DIS_MASK 0x4u
mbed_official 31:42176bc3c368 2094 #define NV_FOPT_NMI_DIS_SHIFT 2
mbed_official 31:42176bc3c368 2095 #define NV_FOPT_RESET_PIN_CFG_MASK 0x8u
mbed_official 31:42176bc3c368 2096 #define NV_FOPT_RESET_PIN_CFG_SHIFT 3
mbed_official 31:42176bc3c368 2097 #define NV_FOPT_LPBOOT1_MASK 0x10u
mbed_official 31:42176bc3c368 2098 #define NV_FOPT_LPBOOT1_SHIFT 4
mbed_official 31:42176bc3c368 2099 #define NV_FOPT_FAST_INIT_MASK 0x20u
mbed_official 31:42176bc3c368 2100 #define NV_FOPT_FAST_INIT_SHIFT 5
mbed_official 31:42176bc3c368 2101
mbed_official 31:42176bc3c368 2102 /**
mbed_official 31:42176bc3c368 2103 * @}
mbed_official 31:42176bc3c368 2104 */ /* end of group NV_Register_Masks */
mbed_official 31:42176bc3c368 2105
mbed_official 31:42176bc3c368 2106
mbed_official 31:42176bc3c368 2107 /* NV - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2108 /** Peripheral FTFA_FlashConfig base address */
mbed_official 31:42176bc3c368 2109 #define FTFA_FlashConfig_BASE (0x400u)
mbed_official 31:42176bc3c368 2110 /** Peripheral FTFA_FlashConfig base pointer */
mbed_official 31:42176bc3c368 2111 #define FTFA_FlashConfig ((NV_Type *)FTFA_FlashConfig_BASE)
mbed_official 31:42176bc3c368 2112 /** Array initializer of NV peripheral base pointers */
mbed_official 31:42176bc3c368 2113 #define NV_BASES { FTFA_FlashConfig }
mbed_official 31:42176bc3c368 2114
mbed_official 31:42176bc3c368 2115 /**
mbed_official 31:42176bc3c368 2116 * @}
mbed_official 31:42176bc3c368 2117 */ /* end of group NV_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2118
mbed_official 31:42176bc3c368 2119
mbed_official 31:42176bc3c368 2120 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2121 -- OSC Peripheral Access Layer
mbed_official 31:42176bc3c368 2122 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2123
mbed_official 31:42176bc3c368 2124 /**
mbed_official 31:42176bc3c368 2125 * @addtogroup OSC_Peripheral_Access_Layer OSC Peripheral Access Layer
mbed_official 31:42176bc3c368 2126 * @{
mbed_official 31:42176bc3c368 2127 */
mbed_official 31:42176bc3c368 2128
mbed_official 31:42176bc3c368 2129 /** OSC - Register Layout Typedef */
mbed_official 31:42176bc3c368 2130 typedef struct {
mbed_official 31:42176bc3c368 2131 __IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
mbed_official 31:42176bc3c368 2132 } OSC_Type;
mbed_official 31:42176bc3c368 2133
mbed_official 31:42176bc3c368 2134 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2135 -- OSC Register Masks
mbed_official 31:42176bc3c368 2136 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2137
mbed_official 31:42176bc3c368 2138 /**
mbed_official 31:42176bc3c368 2139 * @addtogroup OSC_Register_Masks OSC Register Masks
mbed_official 31:42176bc3c368 2140 * @{
mbed_official 31:42176bc3c368 2141 */
mbed_official 31:42176bc3c368 2142
mbed_official 31:42176bc3c368 2143 /* CR Bit Fields */
mbed_official 31:42176bc3c368 2144 #define OSC_CR_SC16P_MASK 0x1u
mbed_official 31:42176bc3c368 2145 #define OSC_CR_SC16P_SHIFT 0
mbed_official 31:42176bc3c368 2146 #define OSC_CR_SC8P_MASK 0x2u
mbed_official 31:42176bc3c368 2147 #define OSC_CR_SC8P_SHIFT 1
mbed_official 31:42176bc3c368 2148 #define OSC_CR_SC4P_MASK 0x4u
mbed_official 31:42176bc3c368 2149 #define OSC_CR_SC4P_SHIFT 2
mbed_official 31:42176bc3c368 2150 #define OSC_CR_SC2P_MASK 0x8u
mbed_official 31:42176bc3c368 2151 #define OSC_CR_SC2P_SHIFT 3
mbed_official 31:42176bc3c368 2152 #define OSC_CR_EREFSTEN_MASK 0x20u
mbed_official 31:42176bc3c368 2153 #define OSC_CR_EREFSTEN_SHIFT 5
mbed_official 31:42176bc3c368 2154 #define OSC_CR_ERCLKEN_MASK 0x80u
mbed_official 31:42176bc3c368 2155 #define OSC_CR_ERCLKEN_SHIFT 7
mbed_official 31:42176bc3c368 2156
mbed_official 31:42176bc3c368 2157 /**
mbed_official 31:42176bc3c368 2158 * @}
mbed_official 31:42176bc3c368 2159 */ /* end of group OSC_Register_Masks */
mbed_official 31:42176bc3c368 2160
mbed_official 31:42176bc3c368 2161
mbed_official 31:42176bc3c368 2162 /* OSC - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2163 /** Peripheral OSC0 base address */
mbed_official 31:42176bc3c368 2164 #define OSC0_BASE (0x40065000u)
mbed_official 31:42176bc3c368 2165 /** Peripheral OSC0 base pointer */
mbed_official 31:42176bc3c368 2166 #define OSC0 ((OSC_Type *)OSC0_BASE)
mbed_official 31:42176bc3c368 2167 /** Array initializer of OSC peripheral base pointers */
mbed_official 31:42176bc3c368 2168 #define OSC_BASES { OSC0 }
mbed_official 31:42176bc3c368 2169
mbed_official 31:42176bc3c368 2170 /**
mbed_official 31:42176bc3c368 2171 * @}
mbed_official 31:42176bc3c368 2172 */ /* end of group OSC_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2173
mbed_official 31:42176bc3c368 2174
mbed_official 31:42176bc3c368 2175 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2176 -- PIT Peripheral Access Layer
mbed_official 31:42176bc3c368 2177 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2178
mbed_official 31:42176bc3c368 2179 /**
mbed_official 31:42176bc3c368 2180 * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
mbed_official 31:42176bc3c368 2181 * @{
mbed_official 31:42176bc3c368 2182 */
mbed_official 31:42176bc3c368 2183
mbed_official 31:42176bc3c368 2184 /** PIT - Register Layout Typedef */
mbed_official 31:42176bc3c368 2185 typedef struct {
mbed_official 31:42176bc3c368 2186 __IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
mbed_official 31:42176bc3c368 2187 uint8_t RESERVED_0[220];
mbed_official 31:42176bc3c368 2188 __I uint32_t LTMR64H; /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
mbed_official 31:42176bc3c368 2189 __I uint32_t LTMR64L; /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
mbed_official 31:42176bc3c368 2190 uint8_t RESERVED_1[24];
mbed_official 31:42176bc3c368 2191 struct { /* offset: 0x100, array step: 0x10 */
mbed_official 31:42176bc3c368 2192 __IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
mbed_official 31:42176bc3c368 2193 __I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
mbed_official 31:42176bc3c368 2194 __IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
mbed_official 31:42176bc3c368 2195 __IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
mbed_official 31:42176bc3c368 2196 } CHANNEL[2];
mbed_official 31:42176bc3c368 2197 } PIT_Type;
mbed_official 31:42176bc3c368 2198
mbed_official 31:42176bc3c368 2199 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2200 -- PIT Register Masks
mbed_official 31:42176bc3c368 2201 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2202
mbed_official 31:42176bc3c368 2203 /**
mbed_official 31:42176bc3c368 2204 * @addtogroup PIT_Register_Masks PIT Register Masks
mbed_official 31:42176bc3c368 2205 * @{
mbed_official 31:42176bc3c368 2206 */
mbed_official 31:42176bc3c368 2207
mbed_official 31:42176bc3c368 2208 /* MCR Bit Fields */
mbed_official 31:42176bc3c368 2209 #define PIT_MCR_FRZ_MASK 0x1u
mbed_official 31:42176bc3c368 2210 #define PIT_MCR_FRZ_SHIFT 0
mbed_official 31:42176bc3c368 2211 #define PIT_MCR_MDIS_MASK 0x2u
mbed_official 31:42176bc3c368 2212 #define PIT_MCR_MDIS_SHIFT 1
mbed_official 31:42176bc3c368 2213 /* LTMR64H Bit Fields */
mbed_official 31:42176bc3c368 2214 #define PIT_LTMR64H_LTH_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2215 #define PIT_LTMR64H_LTH_SHIFT 0
mbed_official 31:42176bc3c368 2216 #define PIT_LTMR64H_LTH(x) (((uint32_t)(((uint32_t)(x))<<PIT_LTMR64H_LTH_SHIFT))&PIT_LTMR64H_LTH_MASK)
mbed_official 31:42176bc3c368 2217 /* LTMR64L Bit Fields */
mbed_official 31:42176bc3c368 2218 #define PIT_LTMR64L_LTL_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2219 #define PIT_LTMR64L_LTL_SHIFT 0
mbed_official 31:42176bc3c368 2220 #define PIT_LTMR64L_LTL(x) (((uint32_t)(((uint32_t)(x))<<PIT_LTMR64L_LTL_SHIFT))&PIT_LTMR64L_LTL_MASK)
mbed_official 31:42176bc3c368 2221 /* LDVAL Bit Fields */
mbed_official 31:42176bc3c368 2222 #define PIT_LDVAL_TSV_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2223 #define PIT_LDVAL_TSV_SHIFT 0
mbed_official 31:42176bc3c368 2224 #define PIT_LDVAL_TSV(x) (((uint32_t)(((uint32_t)(x))<<PIT_LDVAL_TSV_SHIFT))&PIT_LDVAL_TSV_MASK)
mbed_official 31:42176bc3c368 2225 /* CVAL Bit Fields */
mbed_official 31:42176bc3c368 2226 #define PIT_CVAL_TVL_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2227 #define PIT_CVAL_TVL_SHIFT 0
mbed_official 31:42176bc3c368 2228 #define PIT_CVAL_TVL(x) (((uint32_t)(((uint32_t)(x))<<PIT_CVAL_TVL_SHIFT))&PIT_CVAL_TVL_MASK)
mbed_official 31:42176bc3c368 2229 /* TCTRL Bit Fields */
mbed_official 31:42176bc3c368 2230 #define PIT_TCTRL_TEN_MASK 0x1u
mbed_official 31:42176bc3c368 2231 #define PIT_TCTRL_TEN_SHIFT 0
mbed_official 31:42176bc3c368 2232 #define PIT_TCTRL_TIE_MASK 0x2u
mbed_official 31:42176bc3c368 2233 #define PIT_TCTRL_TIE_SHIFT 1
mbed_official 31:42176bc3c368 2234 #define PIT_TCTRL_CHN_MASK 0x4u
mbed_official 31:42176bc3c368 2235 #define PIT_TCTRL_CHN_SHIFT 2
mbed_official 31:42176bc3c368 2236 /* TFLG Bit Fields */
mbed_official 31:42176bc3c368 2237 #define PIT_TFLG_TIF_MASK 0x1u
mbed_official 31:42176bc3c368 2238 #define PIT_TFLG_TIF_SHIFT 0
mbed_official 31:42176bc3c368 2239
mbed_official 31:42176bc3c368 2240 /**
mbed_official 31:42176bc3c368 2241 * @}
mbed_official 31:42176bc3c368 2242 */ /* end of group PIT_Register_Masks */
mbed_official 31:42176bc3c368 2243
mbed_official 31:42176bc3c368 2244
mbed_official 31:42176bc3c368 2245 /* PIT - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2246 /** Peripheral PIT base address */
mbed_official 31:42176bc3c368 2247 #define PIT_BASE (0x40037000u)
mbed_official 31:42176bc3c368 2248 /** Peripheral PIT base pointer */
mbed_official 31:42176bc3c368 2249 #define PIT ((PIT_Type *)PIT_BASE)
mbed_official 31:42176bc3c368 2250 /** Array initializer of PIT peripheral base pointers */
mbed_official 31:42176bc3c368 2251 #define PIT_BASES { PIT }
mbed_official 31:42176bc3c368 2252
mbed_official 31:42176bc3c368 2253 /**
mbed_official 31:42176bc3c368 2254 * @}
mbed_official 31:42176bc3c368 2255 */ /* end of group PIT_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2256
mbed_official 31:42176bc3c368 2257
mbed_official 31:42176bc3c368 2258 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2259 -- PMC Peripheral Access Layer
mbed_official 31:42176bc3c368 2260 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2261
mbed_official 31:42176bc3c368 2262 /**
mbed_official 31:42176bc3c368 2263 * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer
mbed_official 31:42176bc3c368 2264 * @{
mbed_official 31:42176bc3c368 2265 */
mbed_official 31:42176bc3c368 2266
mbed_official 31:42176bc3c368 2267 /** PMC - Register Layout Typedef */
mbed_official 31:42176bc3c368 2268 typedef struct {
mbed_official 31:42176bc3c368 2269 __IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
mbed_official 31:42176bc3c368 2270 __IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
mbed_official 31:42176bc3c368 2271 __IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
mbed_official 31:42176bc3c368 2272 } PMC_Type;
mbed_official 31:42176bc3c368 2273
mbed_official 31:42176bc3c368 2274 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2275 -- PMC Register Masks
mbed_official 31:42176bc3c368 2276 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2277
mbed_official 31:42176bc3c368 2278 /**
mbed_official 31:42176bc3c368 2279 * @addtogroup PMC_Register_Masks PMC Register Masks
mbed_official 31:42176bc3c368 2280 * @{
mbed_official 31:42176bc3c368 2281 */
mbed_official 31:42176bc3c368 2282
mbed_official 31:42176bc3c368 2283 /* LVDSC1 Bit Fields */
mbed_official 31:42176bc3c368 2284 #define PMC_LVDSC1_LVDV_MASK 0x3u
mbed_official 31:42176bc3c368 2285 #define PMC_LVDSC1_LVDV_SHIFT 0
mbed_official 31:42176bc3c368 2286 #define PMC_LVDSC1_LVDV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDV_SHIFT))&PMC_LVDSC1_LVDV_MASK)
mbed_official 31:42176bc3c368 2287 #define PMC_LVDSC1_LVDRE_MASK 0x10u
mbed_official 31:42176bc3c368 2288 #define PMC_LVDSC1_LVDRE_SHIFT 4
mbed_official 31:42176bc3c368 2289 #define PMC_LVDSC1_LVDIE_MASK 0x20u
mbed_official 31:42176bc3c368 2290 #define PMC_LVDSC1_LVDIE_SHIFT 5
mbed_official 31:42176bc3c368 2291 #define PMC_LVDSC1_LVDACK_MASK 0x40u
mbed_official 31:42176bc3c368 2292 #define PMC_LVDSC1_LVDACK_SHIFT 6
mbed_official 31:42176bc3c368 2293 #define PMC_LVDSC1_LVDF_MASK 0x80u
mbed_official 31:42176bc3c368 2294 #define PMC_LVDSC1_LVDF_SHIFT 7
mbed_official 31:42176bc3c368 2295 /* LVDSC2 Bit Fields */
mbed_official 31:42176bc3c368 2296 #define PMC_LVDSC2_LVWV_MASK 0x3u
mbed_official 31:42176bc3c368 2297 #define PMC_LVDSC2_LVWV_SHIFT 0
mbed_official 31:42176bc3c368 2298 #define PMC_LVDSC2_LVWV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWV_SHIFT))&PMC_LVDSC2_LVWV_MASK)
mbed_official 31:42176bc3c368 2299 #define PMC_LVDSC2_LVWIE_MASK 0x20u
mbed_official 31:42176bc3c368 2300 #define PMC_LVDSC2_LVWIE_SHIFT 5
mbed_official 31:42176bc3c368 2301 #define PMC_LVDSC2_LVWACK_MASK 0x40u
mbed_official 31:42176bc3c368 2302 #define PMC_LVDSC2_LVWACK_SHIFT 6
mbed_official 31:42176bc3c368 2303 #define PMC_LVDSC2_LVWF_MASK 0x80u
mbed_official 31:42176bc3c368 2304 #define PMC_LVDSC2_LVWF_SHIFT 7
mbed_official 31:42176bc3c368 2305 /* REGSC Bit Fields */
mbed_official 31:42176bc3c368 2306 #define PMC_REGSC_BGBE_MASK 0x1u
mbed_official 31:42176bc3c368 2307 #define PMC_REGSC_BGBE_SHIFT 0
mbed_official 31:42176bc3c368 2308 #define PMC_REGSC_REGONS_MASK 0x4u
mbed_official 31:42176bc3c368 2309 #define PMC_REGSC_REGONS_SHIFT 2
mbed_official 31:42176bc3c368 2310 #define PMC_REGSC_ACKISO_MASK 0x8u
mbed_official 31:42176bc3c368 2311 #define PMC_REGSC_ACKISO_SHIFT 3
mbed_official 31:42176bc3c368 2312 #define PMC_REGSC_BGEN_MASK 0x10u
mbed_official 31:42176bc3c368 2313 #define PMC_REGSC_BGEN_SHIFT 4
mbed_official 31:42176bc3c368 2314
mbed_official 31:42176bc3c368 2315 /**
mbed_official 31:42176bc3c368 2316 * @}
mbed_official 31:42176bc3c368 2317 */ /* end of group PMC_Register_Masks */
mbed_official 31:42176bc3c368 2318
mbed_official 31:42176bc3c368 2319
mbed_official 31:42176bc3c368 2320 /* PMC - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2321 /** Peripheral PMC base address */
mbed_official 31:42176bc3c368 2322 #define PMC_BASE (0x4007D000u)
mbed_official 31:42176bc3c368 2323 /** Peripheral PMC base pointer */
mbed_official 31:42176bc3c368 2324 #define PMC ((PMC_Type *)PMC_BASE)
mbed_official 31:42176bc3c368 2325 /** Array initializer of PMC peripheral base pointers */
mbed_official 31:42176bc3c368 2326 #define PMC_BASES { PMC }
mbed_official 31:42176bc3c368 2327
mbed_official 31:42176bc3c368 2328 /**
mbed_official 31:42176bc3c368 2329 * @}
mbed_official 31:42176bc3c368 2330 */ /* end of group PMC_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2331
mbed_official 31:42176bc3c368 2332
mbed_official 31:42176bc3c368 2333 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2334 -- PORT Peripheral Access Layer
mbed_official 31:42176bc3c368 2335 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2336
mbed_official 31:42176bc3c368 2337 /**
mbed_official 31:42176bc3c368 2338 * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
mbed_official 31:42176bc3c368 2339 * @{
mbed_official 31:42176bc3c368 2340 */
mbed_official 31:42176bc3c368 2341
mbed_official 31:42176bc3c368 2342 /** PORT - Register Layout Typedef */
mbed_official 31:42176bc3c368 2343 typedef struct {
mbed_official 31:42176bc3c368 2344 __IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
mbed_official 31:42176bc3c368 2345 __O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
mbed_official 31:42176bc3c368 2346 __O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
mbed_official 31:42176bc3c368 2347 uint8_t RESERVED_0[24];
mbed_official 31:42176bc3c368 2348 __IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
mbed_official 31:42176bc3c368 2349 } PORT_Type;
mbed_official 31:42176bc3c368 2350
mbed_official 31:42176bc3c368 2351 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2352 -- PORT Register Masks
mbed_official 31:42176bc3c368 2353 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2354
mbed_official 31:42176bc3c368 2355 /**
mbed_official 31:42176bc3c368 2356 * @addtogroup PORT_Register_Masks PORT Register Masks
mbed_official 31:42176bc3c368 2357 * @{
mbed_official 31:42176bc3c368 2358 */
mbed_official 31:42176bc3c368 2359
mbed_official 31:42176bc3c368 2360 /* PCR Bit Fields */
mbed_official 31:42176bc3c368 2361 #define PORT_PCR_PS_MASK 0x1u
mbed_official 31:42176bc3c368 2362 #define PORT_PCR_PS_SHIFT 0
mbed_official 31:42176bc3c368 2363 #define PORT_PCR_PE_MASK 0x2u
mbed_official 31:42176bc3c368 2364 #define PORT_PCR_PE_SHIFT 1
mbed_official 31:42176bc3c368 2365 #define PORT_PCR_SRE_MASK 0x4u
mbed_official 31:42176bc3c368 2366 #define PORT_PCR_SRE_SHIFT 2
mbed_official 31:42176bc3c368 2367 #define PORT_PCR_PFE_MASK 0x10u
mbed_official 31:42176bc3c368 2368 #define PORT_PCR_PFE_SHIFT 4
mbed_official 31:42176bc3c368 2369 #define PORT_PCR_DSE_MASK 0x40u
mbed_official 31:42176bc3c368 2370 #define PORT_PCR_DSE_SHIFT 6
mbed_official 31:42176bc3c368 2371 #define PORT_PCR_MUX_MASK 0x700u
mbed_official 31:42176bc3c368 2372 #define PORT_PCR_MUX_SHIFT 8
mbed_official 31:42176bc3c368 2373 #define PORT_PCR_MUX(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_MUX_SHIFT))&PORT_PCR_MUX_MASK)
mbed_official 31:42176bc3c368 2374 #define PORT_PCR_IRQC_MASK 0xF0000u
mbed_official 31:42176bc3c368 2375 #define PORT_PCR_IRQC_SHIFT 16
mbed_official 31:42176bc3c368 2376 #define PORT_PCR_IRQC(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_IRQC_SHIFT))&PORT_PCR_IRQC_MASK)
mbed_official 31:42176bc3c368 2377 #define PORT_PCR_ISF_MASK 0x1000000u
mbed_official 31:42176bc3c368 2378 #define PORT_PCR_ISF_SHIFT 24
mbed_official 31:42176bc3c368 2379 /* GPCLR Bit Fields */
mbed_official 31:42176bc3c368 2380 #define PORT_GPCLR_GPWD_MASK 0xFFFFu
mbed_official 31:42176bc3c368 2381 #define PORT_GPCLR_GPWD_SHIFT 0
mbed_official 31:42176bc3c368 2382 #define PORT_GPCLR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWD_SHIFT))&PORT_GPCLR_GPWD_MASK)
mbed_official 31:42176bc3c368 2383 #define PORT_GPCLR_GPWE_MASK 0xFFFF0000u
mbed_official 31:42176bc3c368 2384 #define PORT_GPCLR_GPWE_SHIFT 16
mbed_official 31:42176bc3c368 2385 #define PORT_GPCLR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWE_SHIFT))&PORT_GPCLR_GPWE_MASK)
mbed_official 31:42176bc3c368 2386 /* GPCHR Bit Fields */
mbed_official 31:42176bc3c368 2387 #define PORT_GPCHR_GPWD_MASK 0xFFFFu
mbed_official 31:42176bc3c368 2388 #define PORT_GPCHR_GPWD_SHIFT 0
mbed_official 31:42176bc3c368 2389 #define PORT_GPCHR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWD_SHIFT))&PORT_GPCHR_GPWD_MASK)
mbed_official 31:42176bc3c368 2390 #define PORT_GPCHR_GPWE_MASK 0xFFFF0000u
mbed_official 31:42176bc3c368 2391 #define PORT_GPCHR_GPWE_SHIFT 16
mbed_official 31:42176bc3c368 2392 #define PORT_GPCHR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWE_SHIFT))&PORT_GPCHR_GPWE_MASK)
mbed_official 31:42176bc3c368 2393 /* ISFR Bit Fields */
mbed_official 31:42176bc3c368 2394 #define PORT_ISFR_ISF_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2395 #define PORT_ISFR_ISF_SHIFT 0
mbed_official 31:42176bc3c368 2396 #define PORT_ISFR_ISF(x) (((uint32_t)(((uint32_t)(x))<<PORT_ISFR_ISF_SHIFT))&PORT_ISFR_ISF_MASK)
mbed_official 31:42176bc3c368 2397
mbed_official 31:42176bc3c368 2398 /**
mbed_official 31:42176bc3c368 2399 * @}
mbed_official 31:42176bc3c368 2400 */ /* end of group PORT_Register_Masks */
mbed_official 31:42176bc3c368 2401
mbed_official 31:42176bc3c368 2402
mbed_official 31:42176bc3c368 2403 /* PORT - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2404 /** Peripheral PORTA base address */
mbed_official 31:42176bc3c368 2405 #define PORTA_BASE (0x40049000u)
mbed_official 31:42176bc3c368 2406 /** Peripheral PORTA base pointer */
mbed_official 31:42176bc3c368 2407 #define PORTA ((PORT_Type *)PORTA_BASE)
mbed_official 31:42176bc3c368 2408 /** Peripheral PORTB base address */
mbed_official 31:42176bc3c368 2409 #define PORTB_BASE (0x4004A000u)
mbed_official 31:42176bc3c368 2410 /** Peripheral PORTB base pointer */
mbed_official 31:42176bc3c368 2411 #define PORTB ((PORT_Type *)PORTB_BASE)
mbed_official 31:42176bc3c368 2412 /** Peripheral PORTC base address */
mbed_official 31:42176bc3c368 2413 #define PORTC_BASE (0x4004B000u)
mbed_official 31:42176bc3c368 2414 /** Peripheral PORTC base pointer */
mbed_official 31:42176bc3c368 2415 #define PORTC ((PORT_Type *)PORTC_BASE)
mbed_official 31:42176bc3c368 2416 /** Peripheral PORTD base address */
mbed_official 31:42176bc3c368 2417 #define PORTD_BASE (0x4004C000u)
mbed_official 31:42176bc3c368 2418 /** Peripheral PORTD base pointer */
mbed_official 31:42176bc3c368 2419 #define PORTD ((PORT_Type *)PORTD_BASE)
mbed_official 31:42176bc3c368 2420 /** Peripheral PORTE base address */
mbed_official 31:42176bc3c368 2421 #define PORTE_BASE (0x4004D000u)
mbed_official 31:42176bc3c368 2422 /** Peripheral PORTE base pointer */
mbed_official 31:42176bc3c368 2423 #define PORTE ((PORT_Type *)PORTE_BASE)
mbed_official 31:42176bc3c368 2424 /** Array initializer of PORT peripheral base pointers */
mbed_official 31:42176bc3c368 2425 #define PORT_BASES { PORTA, PORTB, PORTC, PORTD, PORTE }
mbed_official 31:42176bc3c368 2426
mbed_official 31:42176bc3c368 2427 /**
mbed_official 31:42176bc3c368 2428 * @}
mbed_official 31:42176bc3c368 2429 */ /* end of group PORT_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2430
mbed_official 31:42176bc3c368 2431
mbed_official 31:42176bc3c368 2432 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2433 -- RCM Peripheral Access Layer
mbed_official 31:42176bc3c368 2434 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2435
mbed_official 31:42176bc3c368 2436 /**
mbed_official 31:42176bc3c368 2437 * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer
mbed_official 31:42176bc3c368 2438 * @{
mbed_official 31:42176bc3c368 2439 */
mbed_official 31:42176bc3c368 2440
mbed_official 31:42176bc3c368 2441 /** RCM - Register Layout Typedef */
mbed_official 31:42176bc3c368 2442 typedef struct {
mbed_official 31:42176bc3c368 2443 __I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
mbed_official 31:42176bc3c368 2444 __I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
mbed_official 31:42176bc3c368 2445 uint8_t RESERVED_0[2];
mbed_official 31:42176bc3c368 2446 __IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
mbed_official 31:42176bc3c368 2447 __IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
mbed_official 31:42176bc3c368 2448 } RCM_Type;
mbed_official 31:42176bc3c368 2449
mbed_official 31:42176bc3c368 2450 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2451 -- RCM Register Masks
mbed_official 31:42176bc3c368 2452 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2453
mbed_official 31:42176bc3c368 2454 /**
mbed_official 31:42176bc3c368 2455 * @addtogroup RCM_Register_Masks RCM Register Masks
mbed_official 31:42176bc3c368 2456 * @{
mbed_official 31:42176bc3c368 2457 */
mbed_official 31:42176bc3c368 2458
mbed_official 31:42176bc3c368 2459 /* SRS0 Bit Fields */
mbed_official 31:42176bc3c368 2460 #define RCM_SRS0_WAKEUP_MASK 0x1u
mbed_official 31:42176bc3c368 2461 #define RCM_SRS0_WAKEUP_SHIFT 0
mbed_official 31:42176bc3c368 2462 #define RCM_SRS0_LVD_MASK 0x2u
mbed_official 31:42176bc3c368 2463 #define RCM_SRS0_LVD_SHIFT 1
mbed_official 31:42176bc3c368 2464 #define RCM_SRS0_LOC_MASK 0x4u
mbed_official 31:42176bc3c368 2465 #define RCM_SRS0_LOC_SHIFT 2
mbed_official 31:42176bc3c368 2466 #define RCM_SRS0_LOL_MASK 0x8u
mbed_official 31:42176bc3c368 2467 #define RCM_SRS0_LOL_SHIFT 3
mbed_official 31:42176bc3c368 2468 #define RCM_SRS0_WDOG_MASK 0x20u
mbed_official 31:42176bc3c368 2469 #define RCM_SRS0_WDOG_SHIFT 5
mbed_official 31:42176bc3c368 2470 #define RCM_SRS0_PIN_MASK 0x40u
mbed_official 31:42176bc3c368 2471 #define RCM_SRS0_PIN_SHIFT 6
mbed_official 31:42176bc3c368 2472 #define RCM_SRS0_POR_MASK 0x80u
mbed_official 31:42176bc3c368 2473 #define RCM_SRS0_POR_SHIFT 7
mbed_official 31:42176bc3c368 2474 /* SRS1 Bit Fields */
mbed_official 31:42176bc3c368 2475 #define RCM_SRS1_LOCKUP_MASK 0x2u
mbed_official 31:42176bc3c368 2476 #define RCM_SRS1_LOCKUP_SHIFT 1
mbed_official 31:42176bc3c368 2477 #define RCM_SRS1_SW_MASK 0x4u
mbed_official 31:42176bc3c368 2478 #define RCM_SRS1_SW_SHIFT 2
mbed_official 31:42176bc3c368 2479 #define RCM_SRS1_MDM_AP_MASK 0x8u
mbed_official 31:42176bc3c368 2480 #define RCM_SRS1_MDM_AP_SHIFT 3
mbed_official 31:42176bc3c368 2481 #define RCM_SRS1_SACKERR_MASK 0x20u
mbed_official 31:42176bc3c368 2482 #define RCM_SRS1_SACKERR_SHIFT 5
mbed_official 31:42176bc3c368 2483 /* RPFC Bit Fields */
mbed_official 31:42176bc3c368 2484 #define RCM_RPFC_RSTFLTSRW_MASK 0x3u
mbed_official 31:42176bc3c368 2485 #define RCM_RPFC_RSTFLTSRW_SHIFT 0
mbed_official 31:42176bc3c368 2486 #define RCM_RPFC_RSTFLTSRW(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFC_RSTFLTSRW_SHIFT))&RCM_RPFC_RSTFLTSRW_MASK)
mbed_official 31:42176bc3c368 2487 #define RCM_RPFC_RSTFLTSS_MASK 0x4u
mbed_official 31:42176bc3c368 2488 #define RCM_RPFC_RSTFLTSS_SHIFT 2
mbed_official 31:42176bc3c368 2489 /* RPFW Bit Fields */
mbed_official 31:42176bc3c368 2490 #define RCM_RPFW_RSTFLTSEL_MASK 0x1Fu
mbed_official 31:42176bc3c368 2491 #define RCM_RPFW_RSTFLTSEL_SHIFT 0
mbed_official 31:42176bc3c368 2492 #define RCM_RPFW_RSTFLTSEL(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFW_RSTFLTSEL_SHIFT))&RCM_RPFW_RSTFLTSEL_MASK)
mbed_official 31:42176bc3c368 2493
mbed_official 31:42176bc3c368 2494 /**
mbed_official 31:42176bc3c368 2495 * @}
mbed_official 31:42176bc3c368 2496 */ /* end of group RCM_Register_Masks */
mbed_official 31:42176bc3c368 2497
mbed_official 31:42176bc3c368 2498
mbed_official 31:42176bc3c368 2499 /* RCM - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2500 /** Peripheral RCM base address */
mbed_official 31:42176bc3c368 2501 #define RCM_BASE (0x4007F000u)
mbed_official 31:42176bc3c368 2502 /** Peripheral RCM base pointer */
mbed_official 31:42176bc3c368 2503 #define RCM ((RCM_Type *)RCM_BASE)
mbed_official 31:42176bc3c368 2504 /** Array initializer of RCM peripheral base pointers */
mbed_official 31:42176bc3c368 2505 #define RCM_BASES { RCM }
mbed_official 31:42176bc3c368 2506
mbed_official 31:42176bc3c368 2507 /**
mbed_official 31:42176bc3c368 2508 * @}
mbed_official 31:42176bc3c368 2509 */ /* end of group RCM_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2510
mbed_official 31:42176bc3c368 2511
mbed_official 31:42176bc3c368 2512 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2513 -- ROM Peripheral Access Layer
mbed_official 31:42176bc3c368 2514 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2515
mbed_official 31:42176bc3c368 2516 /**
mbed_official 31:42176bc3c368 2517 * @addtogroup ROM_Peripheral_Access_Layer ROM Peripheral Access Layer
mbed_official 31:42176bc3c368 2518 * @{
mbed_official 31:42176bc3c368 2519 */
mbed_official 31:42176bc3c368 2520
mbed_official 31:42176bc3c368 2521 /** ROM - Register Layout Typedef */
mbed_official 31:42176bc3c368 2522 typedef struct {
mbed_official 31:42176bc3c368 2523 __I uint32_t ENTRY[3]; /**< Entry, array offset: 0x0, array step: 0x4 */
mbed_official 31:42176bc3c368 2524 __I uint32_t TABLEMARK; /**< End of Table Marker Register, offset: 0xC */
mbed_official 31:42176bc3c368 2525 uint8_t RESERVED_0[4028];
mbed_official 31:42176bc3c368 2526 __I uint32_t SYSACCESS; /**< System Access Register, offset: 0xFCC */
mbed_official 31:42176bc3c368 2527 __I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
mbed_official 31:42176bc3c368 2528 __I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
mbed_official 31:42176bc3c368 2529 __I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
mbed_official 31:42176bc3c368 2530 __I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
mbed_official 31:42176bc3c368 2531 __I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
mbed_official 31:42176bc3c368 2532 __I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
mbed_official 31:42176bc3c368 2533 __I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
mbed_official 31:42176bc3c368 2534 __I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
mbed_official 31:42176bc3c368 2535 __I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
mbed_official 31:42176bc3c368 2536 } ROM_Type;
mbed_official 31:42176bc3c368 2537
mbed_official 31:42176bc3c368 2538 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2539 -- ROM Register Masks
mbed_official 31:42176bc3c368 2540 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2541
mbed_official 31:42176bc3c368 2542 /**
mbed_official 31:42176bc3c368 2543 * @addtogroup ROM_Register_Masks ROM Register Masks
mbed_official 31:42176bc3c368 2544 * @{
mbed_official 31:42176bc3c368 2545 */
mbed_official 31:42176bc3c368 2546
mbed_official 31:42176bc3c368 2547 /* ENTRY Bit Fields */
mbed_official 31:42176bc3c368 2548 #define ROM_ENTRY_ENTRY_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2549 #define ROM_ENTRY_ENTRY_SHIFT 0
mbed_official 31:42176bc3c368 2550 #define ROM_ENTRY_ENTRY(x) (((uint32_t)(((uint32_t)(x))<<ROM_ENTRY_ENTRY_SHIFT))&ROM_ENTRY_ENTRY_MASK)
mbed_official 31:42176bc3c368 2551 /* TABLEMARK Bit Fields */
mbed_official 31:42176bc3c368 2552 #define ROM_TABLEMARK_MARK_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2553 #define ROM_TABLEMARK_MARK_SHIFT 0
mbed_official 31:42176bc3c368 2554 #define ROM_TABLEMARK_MARK(x) (((uint32_t)(((uint32_t)(x))<<ROM_TABLEMARK_MARK_SHIFT))&ROM_TABLEMARK_MARK_MASK)
mbed_official 31:42176bc3c368 2555 /* SYSACCESS Bit Fields */
mbed_official 31:42176bc3c368 2556 #define ROM_SYSACCESS_SYSACCESS_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2557 #define ROM_SYSACCESS_SYSACCESS_SHIFT 0
mbed_official 31:42176bc3c368 2558 #define ROM_SYSACCESS_SYSACCESS(x) (((uint32_t)(((uint32_t)(x))<<ROM_SYSACCESS_SYSACCESS_SHIFT))&ROM_SYSACCESS_SYSACCESS_MASK)
mbed_official 31:42176bc3c368 2559 /* PERIPHID4 Bit Fields */
mbed_official 31:42176bc3c368 2560 #define ROM_PERIPHID4_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2561 #define ROM_PERIPHID4_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 2562 #define ROM_PERIPHID4_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID4_PERIPHID_SHIFT))&ROM_PERIPHID4_PERIPHID_MASK)
mbed_official 31:42176bc3c368 2563 /* PERIPHID5 Bit Fields */
mbed_official 31:42176bc3c368 2564 #define ROM_PERIPHID5_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2565 #define ROM_PERIPHID5_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 2566 #define ROM_PERIPHID5_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID5_PERIPHID_SHIFT))&ROM_PERIPHID5_PERIPHID_MASK)
mbed_official 31:42176bc3c368 2567 /* PERIPHID6 Bit Fields */
mbed_official 31:42176bc3c368 2568 #define ROM_PERIPHID6_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2569 #define ROM_PERIPHID6_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 2570 #define ROM_PERIPHID6_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID6_PERIPHID_SHIFT))&ROM_PERIPHID6_PERIPHID_MASK)
mbed_official 31:42176bc3c368 2571 /* PERIPHID7 Bit Fields */
mbed_official 31:42176bc3c368 2572 #define ROM_PERIPHID7_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2573 #define ROM_PERIPHID7_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 2574 #define ROM_PERIPHID7_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID7_PERIPHID_SHIFT))&ROM_PERIPHID7_PERIPHID_MASK)
mbed_official 31:42176bc3c368 2575 /* PERIPHID0 Bit Fields */
mbed_official 31:42176bc3c368 2576 #define ROM_PERIPHID0_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2577 #define ROM_PERIPHID0_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 2578 #define ROM_PERIPHID0_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID0_PERIPHID_SHIFT))&ROM_PERIPHID0_PERIPHID_MASK)
mbed_official 31:42176bc3c368 2579 /* PERIPHID1 Bit Fields */
mbed_official 31:42176bc3c368 2580 #define ROM_PERIPHID1_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2581 #define ROM_PERIPHID1_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 2582 #define ROM_PERIPHID1_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID1_PERIPHID_SHIFT))&ROM_PERIPHID1_PERIPHID_MASK)
mbed_official 31:42176bc3c368 2583 /* PERIPHID2 Bit Fields */
mbed_official 31:42176bc3c368 2584 #define ROM_PERIPHID2_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2585 #define ROM_PERIPHID2_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 2586 #define ROM_PERIPHID2_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID2_PERIPHID_SHIFT))&ROM_PERIPHID2_PERIPHID_MASK)
mbed_official 31:42176bc3c368 2587 /* PERIPHID3 Bit Fields */
mbed_official 31:42176bc3c368 2588 #define ROM_PERIPHID3_PERIPHID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2589 #define ROM_PERIPHID3_PERIPHID_SHIFT 0
mbed_official 31:42176bc3c368 2590 #define ROM_PERIPHID3_PERIPHID(x) (((uint32_t)(((uint32_t)(x))<<ROM_PERIPHID3_PERIPHID_SHIFT))&ROM_PERIPHID3_PERIPHID_MASK)
mbed_official 31:42176bc3c368 2591 /* COMPID Bit Fields */
mbed_official 31:42176bc3c368 2592 #define ROM_COMPID_COMPID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2593 #define ROM_COMPID_COMPID_SHIFT 0
mbed_official 31:42176bc3c368 2594 #define ROM_COMPID_COMPID(x) (((uint32_t)(((uint32_t)(x))<<ROM_COMPID_COMPID_SHIFT))&ROM_COMPID_COMPID_MASK)
mbed_official 31:42176bc3c368 2595
mbed_official 31:42176bc3c368 2596 /**
mbed_official 31:42176bc3c368 2597 * @}
mbed_official 31:42176bc3c368 2598 */ /* end of group ROM_Register_Masks */
mbed_official 31:42176bc3c368 2599
mbed_official 31:42176bc3c368 2600
mbed_official 31:42176bc3c368 2601 /* ROM - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2602 /** Peripheral ROM base address */
mbed_official 31:42176bc3c368 2603 #define ROM_BASE (0xF0002000u)
mbed_official 31:42176bc3c368 2604 /** Peripheral ROM base pointer */
mbed_official 31:42176bc3c368 2605 #define ROM ((ROM_Type *)ROM_BASE)
mbed_official 31:42176bc3c368 2606 /** Array initializer of ROM peripheral base pointers */
mbed_official 31:42176bc3c368 2607 #define ROM_BASES { ROM }
mbed_official 31:42176bc3c368 2608
mbed_official 31:42176bc3c368 2609 /**
mbed_official 31:42176bc3c368 2610 * @}
mbed_official 31:42176bc3c368 2611 */ /* end of group ROM_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2612
mbed_official 31:42176bc3c368 2613
mbed_official 31:42176bc3c368 2614 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2615 -- RTC Peripheral Access Layer
mbed_official 31:42176bc3c368 2616 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2617
mbed_official 31:42176bc3c368 2618 /**
mbed_official 31:42176bc3c368 2619 * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer
mbed_official 31:42176bc3c368 2620 * @{
mbed_official 31:42176bc3c368 2621 */
mbed_official 31:42176bc3c368 2622
mbed_official 31:42176bc3c368 2623 /** RTC - Register Layout Typedef */
mbed_official 31:42176bc3c368 2624 typedef struct {
mbed_official 31:42176bc3c368 2625 __IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
mbed_official 31:42176bc3c368 2626 __IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
mbed_official 31:42176bc3c368 2627 __IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
mbed_official 31:42176bc3c368 2628 __IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
mbed_official 31:42176bc3c368 2629 __IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
mbed_official 31:42176bc3c368 2630 __IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
mbed_official 31:42176bc3c368 2631 __IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
mbed_official 31:42176bc3c368 2632 __IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
mbed_official 31:42176bc3c368 2633 } RTC_Type;
mbed_official 31:42176bc3c368 2634
mbed_official 31:42176bc3c368 2635 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2636 -- RTC Register Masks
mbed_official 31:42176bc3c368 2637 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2638
mbed_official 31:42176bc3c368 2639 /**
mbed_official 31:42176bc3c368 2640 * @addtogroup RTC_Register_Masks RTC Register Masks
mbed_official 31:42176bc3c368 2641 * @{
mbed_official 31:42176bc3c368 2642 */
mbed_official 31:42176bc3c368 2643
mbed_official 31:42176bc3c368 2644 /* TSR Bit Fields */
mbed_official 31:42176bc3c368 2645 #define RTC_TSR_TSR_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2646 #define RTC_TSR_TSR_SHIFT 0
mbed_official 31:42176bc3c368 2647 #define RTC_TSR_TSR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TSR_TSR_SHIFT))&RTC_TSR_TSR_MASK)
mbed_official 31:42176bc3c368 2648 /* TPR Bit Fields */
mbed_official 31:42176bc3c368 2649 #define RTC_TPR_TPR_MASK 0xFFFFu
mbed_official 31:42176bc3c368 2650 #define RTC_TPR_TPR_SHIFT 0
mbed_official 31:42176bc3c368 2651 #define RTC_TPR_TPR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TPR_TPR_SHIFT))&RTC_TPR_TPR_MASK)
mbed_official 31:42176bc3c368 2652 /* TAR Bit Fields */
mbed_official 31:42176bc3c368 2653 #define RTC_TAR_TAR_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2654 #define RTC_TAR_TAR_SHIFT 0
mbed_official 31:42176bc3c368 2655 #define RTC_TAR_TAR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TAR_TAR_SHIFT))&RTC_TAR_TAR_MASK)
mbed_official 31:42176bc3c368 2656 /* TCR Bit Fields */
mbed_official 31:42176bc3c368 2657 #define RTC_TCR_TCR_MASK 0xFFu
mbed_official 31:42176bc3c368 2658 #define RTC_TCR_TCR_SHIFT 0
mbed_official 31:42176bc3c368 2659 #define RTC_TCR_TCR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCR_SHIFT))&RTC_TCR_TCR_MASK)
mbed_official 31:42176bc3c368 2660 #define RTC_TCR_CIR_MASK 0xFF00u
mbed_official 31:42176bc3c368 2661 #define RTC_TCR_CIR_SHIFT 8
mbed_official 31:42176bc3c368 2662 #define RTC_TCR_CIR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIR_SHIFT))&RTC_TCR_CIR_MASK)
mbed_official 31:42176bc3c368 2663 #define RTC_TCR_TCV_MASK 0xFF0000u
mbed_official 31:42176bc3c368 2664 #define RTC_TCR_TCV_SHIFT 16
mbed_official 31:42176bc3c368 2665 #define RTC_TCR_TCV(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCV_SHIFT))&RTC_TCR_TCV_MASK)
mbed_official 31:42176bc3c368 2666 #define RTC_TCR_CIC_MASK 0xFF000000u
mbed_official 31:42176bc3c368 2667 #define RTC_TCR_CIC_SHIFT 24
mbed_official 31:42176bc3c368 2668 #define RTC_TCR_CIC(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIC_SHIFT))&RTC_TCR_CIC_MASK)
mbed_official 31:42176bc3c368 2669 /* CR Bit Fields */
mbed_official 31:42176bc3c368 2670 #define RTC_CR_SWR_MASK 0x1u
mbed_official 31:42176bc3c368 2671 #define RTC_CR_SWR_SHIFT 0
mbed_official 31:42176bc3c368 2672 #define RTC_CR_WPE_MASK 0x2u
mbed_official 31:42176bc3c368 2673 #define RTC_CR_WPE_SHIFT 1
mbed_official 31:42176bc3c368 2674 #define RTC_CR_SUP_MASK 0x4u
mbed_official 31:42176bc3c368 2675 #define RTC_CR_SUP_SHIFT 2
mbed_official 31:42176bc3c368 2676 #define RTC_CR_UM_MASK 0x8u
mbed_official 31:42176bc3c368 2677 #define RTC_CR_UM_SHIFT 3
mbed_official 31:42176bc3c368 2678 #define RTC_CR_OSCE_MASK 0x100u
mbed_official 31:42176bc3c368 2679 #define RTC_CR_OSCE_SHIFT 8
mbed_official 31:42176bc3c368 2680 #define RTC_CR_CLKO_MASK 0x200u
mbed_official 31:42176bc3c368 2681 #define RTC_CR_CLKO_SHIFT 9
mbed_official 31:42176bc3c368 2682 #define RTC_CR_SC16P_MASK 0x400u
mbed_official 31:42176bc3c368 2683 #define RTC_CR_SC16P_SHIFT 10
mbed_official 31:42176bc3c368 2684 #define RTC_CR_SC8P_MASK 0x800u
mbed_official 31:42176bc3c368 2685 #define RTC_CR_SC8P_SHIFT 11
mbed_official 31:42176bc3c368 2686 #define RTC_CR_SC4P_MASK 0x1000u
mbed_official 31:42176bc3c368 2687 #define RTC_CR_SC4P_SHIFT 12
mbed_official 31:42176bc3c368 2688 #define RTC_CR_SC2P_MASK 0x2000u
mbed_official 31:42176bc3c368 2689 #define RTC_CR_SC2P_SHIFT 13
mbed_official 31:42176bc3c368 2690 /* SR Bit Fields */
mbed_official 31:42176bc3c368 2691 #define RTC_SR_TIF_MASK 0x1u
mbed_official 31:42176bc3c368 2692 #define RTC_SR_TIF_SHIFT 0
mbed_official 31:42176bc3c368 2693 #define RTC_SR_TOF_MASK 0x2u
mbed_official 31:42176bc3c368 2694 #define RTC_SR_TOF_SHIFT 1
mbed_official 31:42176bc3c368 2695 #define RTC_SR_TAF_MASK 0x4u
mbed_official 31:42176bc3c368 2696 #define RTC_SR_TAF_SHIFT 2
mbed_official 31:42176bc3c368 2697 #define RTC_SR_TCE_MASK 0x10u
mbed_official 31:42176bc3c368 2698 #define RTC_SR_TCE_SHIFT 4
mbed_official 31:42176bc3c368 2699 /* LR Bit Fields */
mbed_official 31:42176bc3c368 2700 #define RTC_LR_TCL_MASK 0x8u
mbed_official 31:42176bc3c368 2701 #define RTC_LR_TCL_SHIFT 3
mbed_official 31:42176bc3c368 2702 #define RTC_LR_CRL_MASK 0x10u
mbed_official 31:42176bc3c368 2703 #define RTC_LR_CRL_SHIFT 4
mbed_official 31:42176bc3c368 2704 #define RTC_LR_SRL_MASK 0x20u
mbed_official 31:42176bc3c368 2705 #define RTC_LR_SRL_SHIFT 5
mbed_official 31:42176bc3c368 2706 #define RTC_LR_LRL_MASK 0x40u
mbed_official 31:42176bc3c368 2707 #define RTC_LR_LRL_SHIFT 6
mbed_official 31:42176bc3c368 2708 /* IER Bit Fields */
mbed_official 31:42176bc3c368 2709 #define RTC_IER_TIIE_MASK 0x1u
mbed_official 31:42176bc3c368 2710 #define RTC_IER_TIIE_SHIFT 0
mbed_official 31:42176bc3c368 2711 #define RTC_IER_TOIE_MASK 0x2u
mbed_official 31:42176bc3c368 2712 #define RTC_IER_TOIE_SHIFT 1
mbed_official 31:42176bc3c368 2713 #define RTC_IER_TAIE_MASK 0x4u
mbed_official 31:42176bc3c368 2714 #define RTC_IER_TAIE_SHIFT 2
mbed_official 31:42176bc3c368 2715 #define RTC_IER_TSIE_MASK 0x10u
mbed_official 31:42176bc3c368 2716 #define RTC_IER_TSIE_SHIFT 4
mbed_official 31:42176bc3c368 2717 #define RTC_IER_WPON_MASK 0x80u
mbed_official 31:42176bc3c368 2718 #define RTC_IER_WPON_SHIFT 7
mbed_official 31:42176bc3c368 2719
mbed_official 31:42176bc3c368 2720 /**
mbed_official 31:42176bc3c368 2721 * @}
mbed_official 31:42176bc3c368 2722 */ /* end of group RTC_Register_Masks */
mbed_official 31:42176bc3c368 2723
mbed_official 31:42176bc3c368 2724
mbed_official 31:42176bc3c368 2725 /* RTC - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2726 /** Peripheral RTC base address */
mbed_official 31:42176bc3c368 2727 #define RTC_BASE (0x4003D000u)
mbed_official 31:42176bc3c368 2728 /** Peripheral RTC base pointer */
mbed_official 31:42176bc3c368 2729 #define RTC ((RTC_Type *)RTC_BASE)
mbed_official 31:42176bc3c368 2730 /** Array initializer of RTC peripheral base pointers */
mbed_official 31:42176bc3c368 2731 #define RTC_BASES { RTC }
mbed_official 31:42176bc3c368 2732
mbed_official 31:42176bc3c368 2733 /**
mbed_official 31:42176bc3c368 2734 * @}
mbed_official 31:42176bc3c368 2735 */ /* end of group RTC_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2736
mbed_official 31:42176bc3c368 2737
mbed_official 31:42176bc3c368 2738 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2739 -- SIM Peripheral Access Layer
mbed_official 31:42176bc3c368 2740 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2741
mbed_official 31:42176bc3c368 2742 /**
mbed_official 31:42176bc3c368 2743 * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
mbed_official 31:42176bc3c368 2744 * @{
mbed_official 31:42176bc3c368 2745 */
mbed_official 31:42176bc3c368 2746
mbed_official 31:42176bc3c368 2747 /** SIM - Register Layout Typedef */
mbed_official 31:42176bc3c368 2748 typedef struct {
mbed_official 31:42176bc3c368 2749 __IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
mbed_official 31:42176bc3c368 2750 __IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
mbed_official 31:42176bc3c368 2751 uint8_t RESERVED_0[4092];
mbed_official 31:42176bc3c368 2752 __IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
mbed_official 31:42176bc3c368 2753 uint8_t RESERVED_1[4];
mbed_official 31:42176bc3c368 2754 __IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
mbed_official 31:42176bc3c368 2755 __IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
mbed_official 31:42176bc3c368 2756 uint8_t RESERVED_2[4];
mbed_official 31:42176bc3c368 2757 __IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
mbed_official 31:42176bc3c368 2758 uint8_t RESERVED_3[8];
mbed_official 31:42176bc3c368 2759 __I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
mbed_official 31:42176bc3c368 2760 uint8_t RESERVED_4[12];
mbed_official 31:42176bc3c368 2761 __IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
mbed_official 31:42176bc3c368 2762 __IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
mbed_official 31:42176bc3c368 2763 __IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
mbed_official 31:42176bc3c368 2764 __IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
mbed_official 31:42176bc3c368 2765 __IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
mbed_official 31:42176bc3c368 2766 uint8_t RESERVED_5[4];
mbed_official 31:42176bc3c368 2767 __IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
mbed_official 31:42176bc3c368 2768 __I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
mbed_official 31:42176bc3c368 2769 uint8_t RESERVED_6[4];
mbed_official 31:42176bc3c368 2770 __I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
mbed_official 31:42176bc3c368 2771 __I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
mbed_official 31:42176bc3c368 2772 __I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
mbed_official 31:42176bc3c368 2773 uint8_t RESERVED_7[156];
mbed_official 31:42176bc3c368 2774 __IO uint32_t COPC; /**< COP Control Register, offset: 0x1100 */
mbed_official 31:42176bc3c368 2775 __O uint32_t SRVCOP; /**< Service COP Register, offset: 0x1104 */
mbed_official 31:42176bc3c368 2776 } SIM_Type;
mbed_official 31:42176bc3c368 2777
mbed_official 31:42176bc3c368 2778 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2779 -- SIM Register Masks
mbed_official 31:42176bc3c368 2780 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2781
mbed_official 31:42176bc3c368 2782 /**
mbed_official 31:42176bc3c368 2783 * @addtogroup SIM_Register_Masks SIM Register Masks
mbed_official 31:42176bc3c368 2784 * @{
mbed_official 31:42176bc3c368 2785 */
mbed_official 31:42176bc3c368 2786
mbed_official 31:42176bc3c368 2787 /* SOPT1 Bit Fields */
mbed_official 31:42176bc3c368 2788 #define SIM_SOPT1_OSC32KSEL_MASK 0xC0000u
mbed_official 31:42176bc3c368 2789 #define SIM_SOPT1_OSC32KSEL_SHIFT 18
mbed_official 31:42176bc3c368 2790 #define SIM_SOPT1_OSC32KSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT1_OSC32KSEL_SHIFT))&SIM_SOPT1_OSC32KSEL_MASK)
mbed_official 31:42176bc3c368 2791 #define SIM_SOPT1_USBVSTBY_MASK 0x20000000u
mbed_official 31:42176bc3c368 2792 #define SIM_SOPT1_USBVSTBY_SHIFT 29
mbed_official 31:42176bc3c368 2793 #define SIM_SOPT1_USBSSTBY_MASK 0x40000000u
mbed_official 31:42176bc3c368 2794 #define SIM_SOPT1_USBSSTBY_SHIFT 30
mbed_official 31:42176bc3c368 2795 #define SIM_SOPT1_USBREGEN_MASK 0x80000000u
mbed_official 31:42176bc3c368 2796 #define SIM_SOPT1_USBREGEN_SHIFT 31
mbed_official 31:42176bc3c368 2797 /* SOPT1CFG Bit Fields */
mbed_official 31:42176bc3c368 2798 #define SIM_SOPT1CFG_URWE_MASK 0x1000000u
mbed_official 31:42176bc3c368 2799 #define SIM_SOPT1CFG_URWE_SHIFT 24
mbed_official 31:42176bc3c368 2800 #define SIM_SOPT1CFG_UVSWE_MASK 0x2000000u
mbed_official 31:42176bc3c368 2801 #define SIM_SOPT1CFG_UVSWE_SHIFT 25
mbed_official 31:42176bc3c368 2802 #define SIM_SOPT1CFG_USSWE_MASK 0x4000000u
mbed_official 31:42176bc3c368 2803 #define SIM_SOPT1CFG_USSWE_SHIFT 26
mbed_official 31:42176bc3c368 2804 /* SOPT2 Bit Fields */
mbed_official 31:42176bc3c368 2805 #define SIM_SOPT2_RTCCLKOUTSEL_MASK 0x10u
mbed_official 31:42176bc3c368 2806 #define SIM_SOPT2_RTCCLKOUTSEL_SHIFT 4
mbed_official 31:42176bc3c368 2807 #define SIM_SOPT2_CLKOUTSEL_MASK 0xE0u
mbed_official 31:42176bc3c368 2808 #define SIM_SOPT2_CLKOUTSEL_SHIFT 5
mbed_official 31:42176bc3c368 2809 #define SIM_SOPT2_CLKOUTSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_CLKOUTSEL_SHIFT))&SIM_SOPT2_CLKOUTSEL_MASK)
mbed_official 31:42176bc3c368 2810 #define SIM_SOPT2_PLLFLLSEL_MASK 0x10000u
mbed_official 31:42176bc3c368 2811 #define SIM_SOPT2_PLLFLLSEL_SHIFT 16
mbed_official 31:42176bc3c368 2812 #define SIM_SOPT2_USBSRC_MASK 0x40000u
mbed_official 31:42176bc3c368 2813 #define SIM_SOPT2_USBSRC_SHIFT 18
mbed_official 31:42176bc3c368 2814 #define SIM_SOPT2_TPMSRC_MASK 0x3000000u
mbed_official 31:42176bc3c368 2815 #define SIM_SOPT2_TPMSRC_SHIFT 24
mbed_official 31:42176bc3c368 2816 #define SIM_SOPT2_TPMSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_TPMSRC_SHIFT))&SIM_SOPT2_TPMSRC_MASK)
mbed_official 31:42176bc3c368 2817 #define SIM_SOPT2_UART0SRC_MASK 0xC000000u
mbed_official 31:42176bc3c368 2818 #define SIM_SOPT2_UART0SRC_SHIFT 26
mbed_official 31:42176bc3c368 2819 #define SIM_SOPT2_UART0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_UART0SRC_SHIFT))&SIM_SOPT2_UART0SRC_MASK)
mbed_official 31:42176bc3c368 2820 /* SOPT4 Bit Fields */
mbed_official 31:42176bc3c368 2821 #define SIM_SOPT4_TPM1CH0SRC_MASK 0x40000u
mbed_official 31:42176bc3c368 2822 #define SIM_SOPT4_TPM1CH0SRC_SHIFT 18
mbed_official 31:42176bc3c368 2823 #define SIM_SOPT4_TPM2CH0SRC_MASK 0x100000u
mbed_official 31:42176bc3c368 2824 #define SIM_SOPT4_TPM2CH0SRC_SHIFT 20
mbed_official 31:42176bc3c368 2825 #define SIM_SOPT4_TPM0CLKSEL_MASK 0x1000000u
mbed_official 31:42176bc3c368 2826 #define SIM_SOPT4_TPM0CLKSEL_SHIFT 24
mbed_official 31:42176bc3c368 2827 #define SIM_SOPT4_TPM1CLKSEL_MASK 0x2000000u
mbed_official 31:42176bc3c368 2828 #define SIM_SOPT4_TPM1CLKSEL_SHIFT 25
mbed_official 31:42176bc3c368 2829 #define SIM_SOPT4_TPM2CLKSEL_MASK 0x4000000u
mbed_official 31:42176bc3c368 2830 #define SIM_SOPT4_TPM2CLKSEL_SHIFT 26
mbed_official 31:42176bc3c368 2831 /* SOPT5 Bit Fields */
mbed_official 31:42176bc3c368 2832 #define SIM_SOPT5_UART0TXSRC_MASK 0x3u
mbed_official 31:42176bc3c368 2833 #define SIM_SOPT5_UART0TXSRC_SHIFT 0
mbed_official 31:42176bc3c368 2834 #define SIM_SOPT5_UART0TXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0TXSRC_SHIFT))&SIM_SOPT5_UART0TXSRC_MASK)
mbed_official 31:42176bc3c368 2835 #define SIM_SOPT5_UART0RXSRC_MASK 0x4u
mbed_official 31:42176bc3c368 2836 #define SIM_SOPT5_UART0RXSRC_SHIFT 2
mbed_official 31:42176bc3c368 2837 #define SIM_SOPT5_UART1TXSRC_MASK 0x30u
mbed_official 31:42176bc3c368 2838 #define SIM_SOPT5_UART1TXSRC_SHIFT 4
mbed_official 31:42176bc3c368 2839 #define SIM_SOPT5_UART1TXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART1TXSRC_SHIFT))&SIM_SOPT5_UART1TXSRC_MASK)
mbed_official 31:42176bc3c368 2840 #define SIM_SOPT5_UART1RXSRC_MASK 0x40u
mbed_official 31:42176bc3c368 2841 #define SIM_SOPT5_UART1RXSRC_SHIFT 6
mbed_official 31:42176bc3c368 2842 #define SIM_SOPT5_UART0ODE_MASK 0x10000u
mbed_official 31:42176bc3c368 2843 #define SIM_SOPT5_UART0ODE_SHIFT 16
mbed_official 31:42176bc3c368 2844 #define SIM_SOPT5_UART1ODE_MASK 0x20000u
mbed_official 31:42176bc3c368 2845 #define SIM_SOPT5_UART1ODE_SHIFT 17
mbed_official 31:42176bc3c368 2846 #define SIM_SOPT5_UART2ODE_MASK 0x40000u
mbed_official 31:42176bc3c368 2847 #define SIM_SOPT5_UART2ODE_SHIFT 18
mbed_official 31:42176bc3c368 2848 /* SOPT7 Bit Fields */
mbed_official 31:42176bc3c368 2849 #define SIM_SOPT7_ADC0TRGSEL_MASK 0xFu
mbed_official 31:42176bc3c368 2850 #define SIM_SOPT7_ADC0TRGSEL_SHIFT 0
mbed_official 31:42176bc3c368 2851 #define SIM_SOPT7_ADC0TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT7_ADC0TRGSEL_SHIFT))&SIM_SOPT7_ADC0TRGSEL_MASK)
mbed_official 31:42176bc3c368 2852 #define SIM_SOPT7_ADC0PRETRGSEL_MASK 0x10u
mbed_official 31:42176bc3c368 2853 #define SIM_SOPT7_ADC0PRETRGSEL_SHIFT 4
mbed_official 31:42176bc3c368 2854 #define SIM_SOPT7_ADC0ALTTRGEN_MASK 0x80u
mbed_official 31:42176bc3c368 2855 #define SIM_SOPT7_ADC0ALTTRGEN_SHIFT 7
mbed_official 31:42176bc3c368 2856 /* SDID Bit Fields */
mbed_official 31:42176bc3c368 2857 #define SIM_SDID_PINID_MASK 0xFu
mbed_official 31:42176bc3c368 2858 #define SIM_SDID_PINID_SHIFT 0
mbed_official 31:42176bc3c368 2859 #define SIM_SDID_PINID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_PINID_SHIFT))&SIM_SDID_PINID_MASK)
mbed_official 31:42176bc3c368 2860 #define SIM_SDID_DIEID_MASK 0xF80u
mbed_official 31:42176bc3c368 2861 #define SIM_SDID_DIEID_SHIFT 7
mbed_official 31:42176bc3c368 2862 #define SIM_SDID_DIEID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_DIEID_SHIFT))&SIM_SDID_DIEID_MASK)
mbed_official 31:42176bc3c368 2863 #define SIM_SDID_REVID_MASK 0xF000u
mbed_official 31:42176bc3c368 2864 #define SIM_SDID_REVID_SHIFT 12
mbed_official 31:42176bc3c368 2865 #define SIM_SDID_REVID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_REVID_SHIFT))&SIM_SDID_REVID_MASK)
mbed_official 31:42176bc3c368 2866 #define SIM_SDID_SRAMSIZE_MASK 0xF0000u
mbed_official 31:42176bc3c368 2867 #define SIM_SDID_SRAMSIZE_SHIFT 16
mbed_official 31:42176bc3c368 2868 #define SIM_SDID_SRAMSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SRAMSIZE_SHIFT))&SIM_SDID_SRAMSIZE_MASK)
mbed_official 31:42176bc3c368 2869 #define SIM_SDID_SERIESID_MASK 0xF00000u
mbed_official 31:42176bc3c368 2870 #define SIM_SDID_SERIESID_SHIFT 20
mbed_official 31:42176bc3c368 2871 #define SIM_SDID_SERIESID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SERIESID_SHIFT))&SIM_SDID_SERIESID_MASK)
mbed_official 31:42176bc3c368 2872 #define SIM_SDID_SUBFAMID_MASK 0xF000000u
mbed_official 31:42176bc3c368 2873 #define SIM_SDID_SUBFAMID_SHIFT 24
mbed_official 31:42176bc3c368 2874 #define SIM_SDID_SUBFAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SUBFAMID_SHIFT))&SIM_SDID_SUBFAMID_MASK)
mbed_official 31:42176bc3c368 2875 #define SIM_SDID_FAMID_MASK 0xF0000000u
mbed_official 31:42176bc3c368 2876 #define SIM_SDID_FAMID_SHIFT 28
mbed_official 31:42176bc3c368 2877 #define SIM_SDID_FAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_FAMID_SHIFT))&SIM_SDID_FAMID_MASK)
mbed_official 31:42176bc3c368 2878 /* SCGC4 Bit Fields */
mbed_official 31:42176bc3c368 2879 #define SIM_SCGC4_I2C0_MASK 0x40u
mbed_official 31:42176bc3c368 2880 #define SIM_SCGC4_I2C0_SHIFT 6
mbed_official 31:42176bc3c368 2881 #define SIM_SCGC4_I2C1_MASK 0x80u
mbed_official 31:42176bc3c368 2882 #define SIM_SCGC4_I2C1_SHIFT 7
mbed_official 31:42176bc3c368 2883 #define SIM_SCGC4_UART0_MASK 0x400u
mbed_official 31:42176bc3c368 2884 #define SIM_SCGC4_UART0_SHIFT 10
mbed_official 31:42176bc3c368 2885 #define SIM_SCGC4_UART1_MASK 0x800u
mbed_official 31:42176bc3c368 2886 #define SIM_SCGC4_UART1_SHIFT 11
mbed_official 31:42176bc3c368 2887 #define SIM_SCGC4_UART2_MASK 0x1000u
mbed_official 31:42176bc3c368 2888 #define SIM_SCGC4_UART2_SHIFT 12
mbed_official 31:42176bc3c368 2889 #define SIM_SCGC4_USBOTG_MASK 0x40000u
mbed_official 31:42176bc3c368 2890 #define SIM_SCGC4_USBOTG_SHIFT 18
mbed_official 31:42176bc3c368 2891 #define SIM_SCGC4_CMP_MASK 0x80000u
mbed_official 31:42176bc3c368 2892 #define SIM_SCGC4_CMP_SHIFT 19
mbed_official 31:42176bc3c368 2893 #define SIM_SCGC4_SPI0_MASK 0x400000u
mbed_official 31:42176bc3c368 2894 #define SIM_SCGC4_SPI0_SHIFT 22
mbed_official 31:42176bc3c368 2895 #define SIM_SCGC4_SPI1_MASK 0x800000u
mbed_official 31:42176bc3c368 2896 #define SIM_SCGC4_SPI1_SHIFT 23
mbed_official 31:42176bc3c368 2897 /* SCGC5 Bit Fields */
mbed_official 31:42176bc3c368 2898 #define SIM_SCGC5_LPTMR_MASK 0x1u
mbed_official 31:42176bc3c368 2899 #define SIM_SCGC5_LPTMR_SHIFT 0
mbed_official 31:42176bc3c368 2900 #define SIM_SCGC5_TSI_MASK 0x20u
mbed_official 31:42176bc3c368 2901 #define SIM_SCGC5_TSI_SHIFT 5
mbed_official 31:42176bc3c368 2902 #define SIM_SCGC5_PORTA_MASK 0x200u
mbed_official 31:42176bc3c368 2903 #define SIM_SCGC5_PORTA_SHIFT 9
mbed_official 31:42176bc3c368 2904 #define SIM_SCGC5_PORTB_MASK 0x400u
mbed_official 31:42176bc3c368 2905 #define SIM_SCGC5_PORTB_SHIFT 10
mbed_official 31:42176bc3c368 2906 #define SIM_SCGC5_PORTC_MASK 0x800u
mbed_official 31:42176bc3c368 2907 #define SIM_SCGC5_PORTC_SHIFT 11
mbed_official 31:42176bc3c368 2908 #define SIM_SCGC5_PORTD_MASK 0x1000u
mbed_official 31:42176bc3c368 2909 #define SIM_SCGC5_PORTD_SHIFT 12
mbed_official 31:42176bc3c368 2910 #define SIM_SCGC5_PORTE_MASK 0x2000u
mbed_official 31:42176bc3c368 2911 #define SIM_SCGC5_PORTE_SHIFT 13
mbed_official 31:42176bc3c368 2912 /* SCGC6 Bit Fields */
mbed_official 31:42176bc3c368 2913 #define SIM_SCGC6_FTF_MASK 0x1u
mbed_official 31:42176bc3c368 2914 #define SIM_SCGC6_FTF_SHIFT 0
mbed_official 31:42176bc3c368 2915 #define SIM_SCGC6_DMAMUX_MASK 0x2u
mbed_official 31:42176bc3c368 2916 #define SIM_SCGC6_DMAMUX_SHIFT 1
mbed_official 31:42176bc3c368 2917 #define SIM_SCGC6_PIT_MASK 0x800000u
mbed_official 31:42176bc3c368 2918 #define SIM_SCGC6_PIT_SHIFT 23
mbed_official 31:42176bc3c368 2919 #define SIM_SCGC6_TPM0_MASK 0x1000000u
mbed_official 31:42176bc3c368 2920 #define SIM_SCGC6_TPM0_SHIFT 24
mbed_official 31:42176bc3c368 2921 #define SIM_SCGC6_TPM1_MASK 0x2000000u
mbed_official 31:42176bc3c368 2922 #define SIM_SCGC6_TPM1_SHIFT 25
mbed_official 31:42176bc3c368 2923 #define SIM_SCGC6_TPM2_MASK 0x4000000u
mbed_official 31:42176bc3c368 2924 #define SIM_SCGC6_TPM2_SHIFT 26
mbed_official 31:42176bc3c368 2925 #define SIM_SCGC6_ADC0_MASK 0x8000000u
mbed_official 31:42176bc3c368 2926 #define SIM_SCGC6_ADC0_SHIFT 27
mbed_official 31:42176bc3c368 2927 #define SIM_SCGC6_RTC_MASK 0x20000000u
mbed_official 31:42176bc3c368 2928 #define SIM_SCGC6_RTC_SHIFT 29
mbed_official 31:42176bc3c368 2929 #define SIM_SCGC6_DAC0_MASK 0x80000000u
mbed_official 31:42176bc3c368 2930 #define SIM_SCGC6_DAC0_SHIFT 31
mbed_official 31:42176bc3c368 2931 /* SCGC7 Bit Fields */
mbed_official 31:42176bc3c368 2932 #define SIM_SCGC7_DMA_MASK 0x100u
mbed_official 31:42176bc3c368 2933 #define SIM_SCGC7_DMA_SHIFT 8
mbed_official 31:42176bc3c368 2934 /* CLKDIV1 Bit Fields */
mbed_official 31:42176bc3c368 2935 #define SIM_CLKDIV1_OUTDIV4_MASK 0x70000u
mbed_official 31:42176bc3c368 2936 #define SIM_CLKDIV1_OUTDIV4_SHIFT 16
mbed_official 31:42176bc3c368 2937 #define SIM_CLKDIV1_OUTDIV4(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)
mbed_official 31:42176bc3c368 2938 #define SIM_CLKDIV1_OUTDIV1_MASK 0xF0000000u
mbed_official 31:42176bc3c368 2939 #define SIM_CLKDIV1_OUTDIV1_SHIFT 28
mbed_official 31:42176bc3c368 2940 #define SIM_CLKDIV1_OUTDIV1(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV1_SHIFT))&SIM_CLKDIV1_OUTDIV1_MASK)
mbed_official 31:42176bc3c368 2941 /* FCFG1 Bit Fields */
mbed_official 31:42176bc3c368 2942 #define SIM_FCFG1_FLASHDIS_MASK 0x1u
mbed_official 31:42176bc3c368 2943 #define SIM_FCFG1_FLASHDIS_SHIFT 0
mbed_official 31:42176bc3c368 2944 #define SIM_FCFG1_FLASHDOZE_MASK 0x2u
mbed_official 31:42176bc3c368 2945 #define SIM_FCFG1_FLASHDOZE_SHIFT 1
mbed_official 31:42176bc3c368 2946 #define SIM_FCFG1_PFSIZE_MASK 0xF000000u
mbed_official 31:42176bc3c368 2947 #define SIM_FCFG1_PFSIZE_SHIFT 24
mbed_official 31:42176bc3c368 2948 #define SIM_FCFG1_PFSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_PFSIZE_SHIFT))&SIM_FCFG1_PFSIZE_MASK)
mbed_official 31:42176bc3c368 2949 /* FCFG2 Bit Fields */
mbed_official 31:42176bc3c368 2950 #define SIM_FCFG2_MAXADDR_MASK 0x7F000000u
mbed_official 31:42176bc3c368 2951 #define SIM_FCFG2_MAXADDR_SHIFT 24
mbed_official 31:42176bc3c368 2952 #define SIM_FCFG2_MAXADDR(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR_SHIFT))&SIM_FCFG2_MAXADDR_MASK)
mbed_official 31:42176bc3c368 2953 /* UIDMH Bit Fields */
mbed_official 31:42176bc3c368 2954 #define SIM_UIDMH_UID_MASK 0xFFFFu
mbed_official 31:42176bc3c368 2955 #define SIM_UIDMH_UID_SHIFT 0
mbed_official 31:42176bc3c368 2956 #define SIM_UIDMH_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDMH_UID_SHIFT))&SIM_UIDMH_UID_MASK)
mbed_official 31:42176bc3c368 2957 /* UIDML Bit Fields */
mbed_official 31:42176bc3c368 2958 #define SIM_UIDML_UID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2959 #define SIM_UIDML_UID_SHIFT 0
mbed_official 31:42176bc3c368 2960 #define SIM_UIDML_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDML_UID_SHIFT))&SIM_UIDML_UID_MASK)
mbed_official 31:42176bc3c368 2961 /* UIDL Bit Fields */
mbed_official 31:42176bc3c368 2962 #define SIM_UIDL_UID_MASK 0xFFFFFFFFu
mbed_official 31:42176bc3c368 2963 #define SIM_UIDL_UID_SHIFT 0
mbed_official 31:42176bc3c368 2964 #define SIM_UIDL_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDL_UID_SHIFT))&SIM_UIDL_UID_MASK)
mbed_official 31:42176bc3c368 2965 /* COPC Bit Fields */
mbed_official 31:42176bc3c368 2966 #define SIM_COPC_COPW_MASK 0x1u
mbed_official 31:42176bc3c368 2967 #define SIM_COPC_COPW_SHIFT 0
mbed_official 31:42176bc3c368 2968 #define SIM_COPC_COPCLKS_MASK 0x2u
mbed_official 31:42176bc3c368 2969 #define SIM_COPC_COPCLKS_SHIFT 1
mbed_official 31:42176bc3c368 2970 #define SIM_COPC_COPT_MASK 0xCu
mbed_official 31:42176bc3c368 2971 #define SIM_COPC_COPT_SHIFT 2
mbed_official 31:42176bc3c368 2972 #define SIM_COPC_COPT(x) (((uint32_t)(((uint32_t)(x))<<SIM_COPC_COPT_SHIFT))&SIM_COPC_COPT_MASK)
mbed_official 31:42176bc3c368 2973 /* SRVCOP Bit Fields */
mbed_official 31:42176bc3c368 2974 #define SIM_SRVCOP_SRVCOP_MASK 0xFFu
mbed_official 31:42176bc3c368 2975 #define SIM_SRVCOP_SRVCOP_SHIFT 0
mbed_official 31:42176bc3c368 2976 #define SIM_SRVCOP_SRVCOP(x) (((uint32_t)(((uint32_t)(x))<<SIM_SRVCOP_SRVCOP_SHIFT))&SIM_SRVCOP_SRVCOP_MASK)
mbed_official 31:42176bc3c368 2977
mbed_official 31:42176bc3c368 2978 /**
mbed_official 31:42176bc3c368 2979 * @}
mbed_official 31:42176bc3c368 2980 */ /* end of group SIM_Register_Masks */
mbed_official 31:42176bc3c368 2981
mbed_official 31:42176bc3c368 2982
mbed_official 31:42176bc3c368 2983 /* SIM - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 2984 /** Peripheral SIM base address */
mbed_official 31:42176bc3c368 2985 #define SIM_BASE (0x40047000u)
mbed_official 31:42176bc3c368 2986 /** Peripheral SIM base pointer */
mbed_official 31:42176bc3c368 2987 #define SIM ((SIM_Type *)SIM_BASE)
mbed_official 31:42176bc3c368 2988 /** Array initializer of SIM peripheral base pointers */
mbed_official 31:42176bc3c368 2989 #define SIM_BASES { SIM }
mbed_official 31:42176bc3c368 2990
mbed_official 31:42176bc3c368 2991 /**
mbed_official 31:42176bc3c368 2992 * @}
mbed_official 31:42176bc3c368 2993 */ /* end of group SIM_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 2994
mbed_official 31:42176bc3c368 2995
mbed_official 31:42176bc3c368 2996 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 2997 -- SMC Peripheral Access Layer
mbed_official 31:42176bc3c368 2998 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 2999
mbed_official 31:42176bc3c368 3000 /**
mbed_official 31:42176bc3c368 3001 * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer
mbed_official 31:42176bc3c368 3002 * @{
mbed_official 31:42176bc3c368 3003 */
mbed_official 31:42176bc3c368 3004
mbed_official 31:42176bc3c368 3005 /** SMC - Register Layout Typedef */
mbed_official 31:42176bc3c368 3006 typedef struct {
mbed_official 31:42176bc3c368 3007 __IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
mbed_official 31:42176bc3c368 3008 __IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
mbed_official 31:42176bc3c368 3009 __IO uint8_t STOPCTRL; /**< Stop Control Register, offset: 0x2 */
mbed_official 31:42176bc3c368 3010 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
mbed_official 31:42176bc3c368 3011 } SMC_Type;
mbed_official 31:42176bc3c368 3012
mbed_official 31:42176bc3c368 3013 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3014 -- SMC Register Masks
mbed_official 31:42176bc3c368 3015 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3016
mbed_official 31:42176bc3c368 3017 /**
mbed_official 31:42176bc3c368 3018 * @addtogroup SMC_Register_Masks SMC Register Masks
mbed_official 31:42176bc3c368 3019 * @{
mbed_official 31:42176bc3c368 3020 */
mbed_official 31:42176bc3c368 3021
mbed_official 31:42176bc3c368 3022 /* PMPROT Bit Fields */
mbed_official 31:42176bc3c368 3023 #define SMC_PMPROT_AVLLS_MASK 0x2u
mbed_official 31:42176bc3c368 3024 #define SMC_PMPROT_AVLLS_SHIFT 1
mbed_official 31:42176bc3c368 3025 #define SMC_PMPROT_ALLS_MASK 0x8u
mbed_official 31:42176bc3c368 3026 #define SMC_PMPROT_ALLS_SHIFT 3
mbed_official 31:42176bc3c368 3027 #define SMC_PMPROT_AVLP_MASK 0x20u
mbed_official 31:42176bc3c368 3028 #define SMC_PMPROT_AVLP_SHIFT 5
mbed_official 31:42176bc3c368 3029 /* PMCTRL Bit Fields */
mbed_official 31:42176bc3c368 3030 #define SMC_PMCTRL_STOPM_MASK 0x7u
mbed_official 31:42176bc3c368 3031 #define SMC_PMCTRL_STOPM_SHIFT 0
mbed_official 31:42176bc3c368 3032 #define SMC_PMCTRL_STOPM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_STOPM_SHIFT))&SMC_PMCTRL_STOPM_MASK)
mbed_official 31:42176bc3c368 3033 #define SMC_PMCTRL_STOPA_MASK 0x8u
mbed_official 31:42176bc3c368 3034 #define SMC_PMCTRL_STOPA_SHIFT 3
mbed_official 31:42176bc3c368 3035 #define SMC_PMCTRL_RUNM_MASK 0x60u
mbed_official 31:42176bc3c368 3036 #define SMC_PMCTRL_RUNM_SHIFT 5
mbed_official 31:42176bc3c368 3037 #define SMC_PMCTRL_RUNM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_RUNM_SHIFT))&SMC_PMCTRL_RUNM_MASK)
mbed_official 31:42176bc3c368 3038 /* STOPCTRL Bit Fields */
mbed_official 31:42176bc3c368 3039 #define SMC_STOPCTRL_VLLSM_MASK 0x7u
mbed_official 31:42176bc3c368 3040 #define SMC_STOPCTRL_VLLSM_SHIFT 0
mbed_official 31:42176bc3c368 3041 #define SMC_STOPCTRL_VLLSM(x) (((uint8_t)(((uint8_t)(x))<<SMC_STOPCTRL_VLLSM_SHIFT))&SMC_STOPCTRL_VLLSM_MASK)
mbed_official 31:42176bc3c368 3042 #define SMC_STOPCTRL_PORPO_MASK 0x20u
mbed_official 31:42176bc3c368 3043 #define SMC_STOPCTRL_PORPO_SHIFT 5
mbed_official 31:42176bc3c368 3044 #define SMC_STOPCTRL_PSTOPO_MASK 0xC0u
mbed_official 31:42176bc3c368 3045 #define SMC_STOPCTRL_PSTOPO_SHIFT 6
mbed_official 31:42176bc3c368 3046 #define SMC_STOPCTRL_PSTOPO(x) (((uint8_t)(((uint8_t)(x))<<SMC_STOPCTRL_PSTOPO_SHIFT))&SMC_STOPCTRL_PSTOPO_MASK)
mbed_official 31:42176bc3c368 3047 /* PMSTAT Bit Fields */
mbed_official 31:42176bc3c368 3048 #define SMC_PMSTAT_PMSTAT_MASK 0x7Fu
mbed_official 31:42176bc3c368 3049 #define SMC_PMSTAT_PMSTAT_SHIFT 0
mbed_official 31:42176bc3c368 3050 #define SMC_PMSTAT_PMSTAT(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMSTAT_PMSTAT_SHIFT))&SMC_PMSTAT_PMSTAT_MASK)
mbed_official 31:42176bc3c368 3051
mbed_official 31:42176bc3c368 3052 /**
mbed_official 31:42176bc3c368 3053 * @}
mbed_official 31:42176bc3c368 3054 */ /* end of group SMC_Register_Masks */
mbed_official 31:42176bc3c368 3055
mbed_official 31:42176bc3c368 3056
mbed_official 31:42176bc3c368 3057 /* SMC - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 3058 /** Peripheral SMC base address */
mbed_official 31:42176bc3c368 3059 #define SMC_BASE (0x4007E000u)
mbed_official 31:42176bc3c368 3060 /** Peripheral SMC base pointer */
mbed_official 31:42176bc3c368 3061 #define SMC ((SMC_Type *)SMC_BASE)
mbed_official 31:42176bc3c368 3062 /** Array initializer of SMC peripheral base pointers */
mbed_official 31:42176bc3c368 3063 #define SMC_BASES { SMC }
mbed_official 31:42176bc3c368 3064
mbed_official 31:42176bc3c368 3065 /**
mbed_official 31:42176bc3c368 3066 * @}
mbed_official 31:42176bc3c368 3067 */ /* end of group SMC_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 3068
mbed_official 31:42176bc3c368 3069
mbed_official 31:42176bc3c368 3070 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3071 -- SPI Peripheral Access Layer
mbed_official 31:42176bc3c368 3072 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3073
mbed_official 31:42176bc3c368 3074 /**
mbed_official 31:42176bc3c368 3075 * @addtogroup SPI_Peripheral_Access_Layer SPI Peripheral Access Layer
mbed_official 31:42176bc3c368 3076 * @{
mbed_official 31:42176bc3c368 3077 */
mbed_official 31:42176bc3c368 3078
mbed_official 31:42176bc3c368 3079 /** SPI - Register Layout Typedef */
mbed_official 31:42176bc3c368 3080 typedef struct {
mbed_official 31:42176bc3c368 3081 __IO uint8_t C1; /**< SPI control register 1, offset: 0x0 */
mbed_official 31:42176bc3c368 3082 __IO uint8_t C2; /**< SPI control register 2, offset: 0x1 */
mbed_official 31:42176bc3c368 3083 __IO uint8_t BR; /**< SPI baud rate register, offset: 0x2 */
mbed_official 31:42176bc3c368 3084 __I uint8_t S; /**< SPI status register, offset: 0x3 */
mbed_official 31:42176bc3c368 3085 uint8_t RESERVED_0[1];
mbed_official 31:42176bc3c368 3086 __IO uint8_t D; /**< SPI data register, offset: 0x5 */
mbed_official 31:42176bc3c368 3087 uint8_t RESERVED_1[1];
mbed_official 31:42176bc3c368 3088 __IO uint8_t M; /**< SPI match register, offset: 0x7 */
mbed_official 31:42176bc3c368 3089 } SPI_Type;
mbed_official 31:42176bc3c368 3090
mbed_official 31:42176bc3c368 3091 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3092 -- SPI Register Masks
mbed_official 31:42176bc3c368 3093 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3094
mbed_official 31:42176bc3c368 3095 /**
mbed_official 31:42176bc3c368 3096 * @addtogroup SPI_Register_Masks SPI Register Masks
mbed_official 31:42176bc3c368 3097 * @{
mbed_official 31:42176bc3c368 3098 */
mbed_official 31:42176bc3c368 3099
mbed_official 31:42176bc3c368 3100 /* C1 Bit Fields */
mbed_official 31:42176bc3c368 3101 #define SPI_C1_LSBFE_MASK 0x1u
mbed_official 31:42176bc3c368 3102 #define SPI_C1_LSBFE_SHIFT 0
mbed_official 31:42176bc3c368 3103 #define SPI_C1_SSOE_MASK 0x2u
mbed_official 31:42176bc3c368 3104 #define SPI_C1_SSOE_SHIFT 1
mbed_official 31:42176bc3c368 3105 #define SPI_C1_CPHA_MASK 0x4u
mbed_official 31:42176bc3c368 3106 #define SPI_C1_CPHA_SHIFT 2
mbed_official 31:42176bc3c368 3107 #define SPI_C1_CPOL_MASK 0x8u
mbed_official 31:42176bc3c368 3108 #define SPI_C1_CPOL_SHIFT 3
mbed_official 31:42176bc3c368 3109 #define SPI_C1_MSTR_MASK 0x10u
mbed_official 31:42176bc3c368 3110 #define SPI_C1_MSTR_SHIFT 4
mbed_official 31:42176bc3c368 3111 #define SPI_C1_SPTIE_MASK 0x20u
mbed_official 31:42176bc3c368 3112 #define SPI_C1_SPTIE_SHIFT 5
mbed_official 31:42176bc3c368 3113 #define SPI_C1_SPE_MASK 0x40u
mbed_official 31:42176bc3c368 3114 #define SPI_C1_SPE_SHIFT 6
mbed_official 31:42176bc3c368 3115 #define SPI_C1_SPIE_MASK 0x80u
mbed_official 31:42176bc3c368 3116 #define SPI_C1_SPIE_SHIFT 7
mbed_official 31:42176bc3c368 3117 /* C2 Bit Fields */
mbed_official 31:42176bc3c368 3118 #define SPI_C2_SPC0_MASK 0x1u
mbed_official 31:42176bc3c368 3119 #define SPI_C2_SPC0_SHIFT 0
mbed_official 31:42176bc3c368 3120 #define SPI_C2_SPISWAI_MASK 0x2u
mbed_official 31:42176bc3c368 3121 #define SPI_C2_SPISWAI_SHIFT 1
mbed_official 31:42176bc3c368 3122 #define SPI_C2_RXDMAE_MASK 0x4u
mbed_official 31:42176bc3c368 3123 #define SPI_C2_RXDMAE_SHIFT 2
mbed_official 31:42176bc3c368 3124 #define SPI_C2_BIDIROE_MASK 0x8u
mbed_official 31:42176bc3c368 3125 #define SPI_C2_BIDIROE_SHIFT 3
mbed_official 31:42176bc3c368 3126 #define SPI_C2_MODFEN_MASK 0x10u
mbed_official 31:42176bc3c368 3127 #define SPI_C2_MODFEN_SHIFT 4
mbed_official 31:42176bc3c368 3128 #define SPI_C2_TXDMAE_MASK 0x20u
mbed_official 31:42176bc3c368 3129 #define SPI_C2_TXDMAE_SHIFT 5
mbed_official 31:42176bc3c368 3130 #define SPI_C2_SPLPIE_MASK 0x40u
mbed_official 31:42176bc3c368 3131 #define SPI_C2_SPLPIE_SHIFT 6
mbed_official 31:42176bc3c368 3132 #define SPI_C2_SPMIE_MASK 0x80u
mbed_official 31:42176bc3c368 3133 #define SPI_C2_SPMIE_SHIFT 7
mbed_official 31:42176bc3c368 3134 /* BR Bit Fields */
mbed_official 31:42176bc3c368 3135 #define SPI_BR_SPR_MASK 0xFu
mbed_official 31:42176bc3c368 3136 #define SPI_BR_SPR_SHIFT 0
mbed_official 31:42176bc3c368 3137 #define SPI_BR_SPR(x) (((uint8_t)(((uint8_t)(x))<<SPI_BR_SPR_SHIFT))&SPI_BR_SPR_MASK)
mbed_official 31:42176bc3c368 3138 #define SPI_BR_SPPR_MASK 0x70u
mbed_official 31:42176bc3c368 3139 #define SPI_BR_SPPR_SHIFT 4
mbed_official 31:42176bc3c368 3140 #define SPI_BR_SPPR(x) (((uint8_t)(((uint8_t)(x))<<SPI_BR_SPPR_SHIFT))&SPI_BR_SPPR_MASK)
mbed_official 31:42176bc3c368 3141 /* S Bit Fields */
mbed_official 31:42176bc3c368 3142 #define SPI_S_MODF_MASK 0x10u
mbed_official 31:42176bc3c368 3143 #define SPI_S_MODF_SHIFT 4
mbed_official 31:42176bc3c368 3144 #define SPI_S_SPTEF_MASK 0x20u
mbed_official 31:42176bc3c368 3145 #define SPI_S_SPTEF_SHIFT 5
mbed_official 31:42176bc3c368 3146 #define SPI_S_SPMF_MASK 0x40u
mbed_official 31:42176bc3c368 3147 #define SPI_S_SPMF_SHIFT 6
mbed_official 31:42176bc3c368 3148 #define SPI_S_SPRF_MASK 0x80u
mbed_official 31:42176bc3c368 3149 #define SPI_S_SPRF_SHIFT 7
mbed_official 31:42176bc3c368 3150 /* D Bit Fields */
mbed_official 31:42176bc3c368 3151 #define SPI_D_Bits_MASK 0xFFu
mbed_official 31:42176bc3c368 3152 #define SPI_D_Bits_SHIFT 0
mbed_official 31:42176bc3c368 3153 #define SPI_D_Bits(x) (((uint8_t)(((uint8_t)(x))<<SPI_D_Bits_SHIFT))&SPI_D_Bits_MASK)
mbed_official 31:42176bc3c368 3154 /* M Bit Fields */
mbed_official 31:42176bc3c368 3155 #define SPI_M_Bits_MASK 0xFFu
mbed_official 31:42176bc3c368 3156 #define SPI_M_Bits_SHIFT 0
mbed_official 31:42176bc3c368 3157 #define SPI_M_Bits(x) (((uint8_t)(((uint8_t)(x))<<SPI_M_Bits_SHIFT))&SPI_M_Bits_MASK)
mbed_official 31:42176bc3c368 3158
mbed_official 31:42176bc3c368 3159 /**
mbed_official 31:42176bc3c368 3160 * @}
mbed_official 31:42176bc3c368 3161 */ /* end of group SPI_Register_Masks */
mbed_official 31:42176bc3c368 3162
mbed_official 31:42176bc3c368 3163
mbed_official 31:42176bc3c368 3164 /* SPI - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 3165 /** Peripheral SPI0 base address */
mbed_official 31:42176bc3c368 3166 #define SPI0_BASE (0x40076000u)
mbed_official 31:42176bc3c368 3167 /** Peripheral SPI0 base pointer */
mbed_official 31:42176bc3c368 3168 #define SPI0 ((SPI_Type *)SPI0_BASE)
mbed_official 31:42176bc3c368 3169 /** Peripheral SPI1 base address */
mbed_official 31:42176bc3c368 3170 #define SPI1_BASE (0x40077000u)
mbed_official 31:42176bc3c368 3171 /** Peripheral SPI1 base pointer */
mbed_official 31:42176bc3c368 3172 #define SPI1 ((SPI_Type *)SPI1_BASE)
mbed_official 31:42176bc3c368 3173 /** Array initializer of SPI peripheral base pointers */
mbed_official 31:42176bc3c368 3174 #define SPI_BASES { SPI0, SPI1 }
mbed_official 31:42176bc3c368 3175
mbed_official 31:42176bc3c368 3176 /**
mbed_official 31:42176bc3c368 3177 * @}
mbed_official 31:42176bc3c368 3178 */ /* end of group SPI_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 3179
mbed_official 31:42176bc3c368 3180
mbed_official 31:42176bc3c368 3181 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3182 -- TPM Peripheral Access Layer
mbed_official 31:42176bc3c368 3183 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3184
mbed_official 31:42176bc3c368 3185 /**
mbed_official 31:42176bc3c368 3186 * @addtogroup TPM_Peripheral_Access_Layer TPM Peripheral Access Layer
mbed_official 31:42176bc3c368 3187 * @{
mbed_official 31:42176bc3c368 3188 */
mbed_official 31:42176bc3c368 3189
mbed_official 31:42176bc3c368 3190 /** TPM - Register Layout Typedef */
mbed_official 31:42176bc3c368 3191 typedef struct {
mbed_official 31:42176bc3c368 3192 __IO uint32_t SC; /**< Status and Control, offset: 0x0 */
mbed_official 31:42176bc3c368 3193 __IO uint32_t CNT; /**< Counter, offset: 0x4 */
mbed_official 31:42176bc3c368 3194 __IO uint32_t MOD; /**< Modulo, offset: 0x8 */
mbed_official 31:42176bc3c368 3195 struct { /* offset: 0xC, array step: 0x8 */
mbed_official 31:42176bc3c368 3196 __IO uint32_t CnSC; /**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 */
mbed_official 31:42176bc3c368 3197 __IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
mbed_official 31:42176bc3c368 3198 } CONTROLS[6];
mbed_official 31:42176bc3c368 3199 uint8_t RESERVED_0[20];
mbed_official 31:42176bc3c368 3200 __IO uint32_t STATUS; /**< Capture and Compare Status, offset: 0x50 */
mbed_official 31:42176bc3c368 3201 uint8_t RESERVED_1[48];
mbed_official 31:42176bc3c368 3202 __IO uint32_t CONF; /**< Configuration, offset: 0x84 */
mbed_official 31:42176bc3c368 3203 } TPM_Type;
mbed_official 31:42176bc3c368 3204
mbed_official 31:42176bc3c368 3205 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3206 -- TPM Register Masks
mbed_official 31:42176bc3c368 3207 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3208
mbed_official 31:42176bc3c368 3209 /**
mbed_official 31:42176bc3c368 3210 * @addtogroup TPM_Register_Masks TPM Register Masks
mbed_official 31:42176bc3c368 3211 * @{
mbed_official 31:42176bc3c368 3212 */
mbed_official 31:42176bc3c368 3213
mbed_official 31:42176bc3c368 3214 /* SC Bit Fields */
mbed_official 31:42176bc3c368 3215 #define TPM_SC_PS_MASK 0x7u
mbed_official 31:42176bc3c368 3216 #define TPM_SC_PS_SHIFT 0
mbed_official 31:42176bc3c368 3217 #define TPM_SC_PS(x) (((uint32_t)(((uint32_t)(x))<<TPM_SC_PS_SHIFT))&TPM_SC_PS_MASK)
mbed_official 31:42176bc3c368 3218 #define TPM_SC_CMOD_MASK 0x18u
mbed_official 31:42176bc3c368 3219 #define TPM_SC_CMOD_SHIFT 3
mbed_official 31:42176bc3c368 3220 #define TPM_SC_CMOD(x) (((uint32_t)(((uint32_t)(x))<<TPM_SC_CMOD_SHIFT))&TPM_SC_CMOD_MASK)
mbed_official 31:42176bc3c368 3221 #define TPM_SC_CPWMS_MASK 0x20u
mbed_official 31:42176bc3c368 3222 #define TPM_SC_CPWMS_SHIFT 5
mbed_official 31:42176bc3c368 3223 #define TPM_SC_TOIE_MASK 0x40u
mbed_official 31:42176bc3c368 3224 #define TPM_SC_TOIE_SHIFT 6
mbed_official 31:42176bc3c368 3225 #define TPM_SC_TOF_MASK 0x80u
mbed_official 31:42176bc3c368 3226 #define TPM_SC_TOF_SHIFT 7
mbed_official 31:42176bc3c368 3227 #define TPM_SC_DMA_MASK 0x100u
mbed_official 31:42176bc3c368 3228 #define TPM_SC_DMA_SHIFT 8
mbed_official 31:42176bc3c368 3229 /* CNT Bit Fields */
mbed_official 31:42176bc3c368 3230 #define TPM_CNT_COUNT_MASK 0xFFFFu
mbed_official 31:42176bc3c368 3231 #define TPM_CNT_COUNT_SHIFT 0
mbed_official 31:42176bc3c368 3232 #define TPM_CNT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<TPM_CNT_COUNT_SHIFT))&TPM_CNT_COUNT_MASK)
mbed_official 31:42176bc3c368 3233 /* MOD Bit Fields */
mbed_official 31:42176bc3c368 3234 #define TPM_MOD_MOD_MASK 0xFFFFu
mbed_official 31:42176bc3c368 3235 #define TPM_MOD_MOD_SHIFT 0
mbed_official 31:42176bc3c368 3236 #define TPM_MOD_MOD(x) (((uint32_t)(((uint32_t)(x))<<TPM_MOD_MOD_SHIFT))&TPM_MOD_MOD_MASK)
mbed_official 31:42176bc3c368 3237 /* CnSC Bit Fields */
mbed_official 31:42176bc3c368 3238 #define TPM_CnSC_DMA_MASK 0x1u
mbed_official 31:42176bc3c368 3239 #define TPM_CnSC_DMA_SHIFT 0
mbed_official 31:42176bc3c368 3240 #define TPM_CnSC_ELSA_MASK 0x4u
mbed_official 31:42176bc3c368 3241 #define TPM_CnSC_ELSA_SHIFT 2
mbed_official 31:42176bc3c368 3242 #define TPM_CnSC_ELSB_MASK 0x8u
mbed_official 31:42176bc3c368 3243 #define TPM_CnSC_ELSB_SHIFT 3
mbed_official 31:42176bc3c368 3244 #define TPM_CnSC_MSA_MASK 0x10u
mbed_official 31:42176bc3c368 3245 #define TPM_CnSC_MSA_SHIFT 4
mbed_official 31:42176bc3c368 3246 #define TPM_CnSC_MSB_MASK 0x20u
mbed_official 31:42176bc3c368 3247 #define TPM_CnSC_MSB_SHIFT 5
mbed_official 31:42176bc3c368 3248 #define TPM_CnSC_CHIE_MASK 0x40u
mbed_official 31:42176bc3c368 3249 #define TPM_CnSC_CHIE_SHIFT 6
mbed_official 31:42176bc3c368 3250 #define TPM_CnSC_CHF_MASK 0x80u
mbed_official 31:42176bc3c368 3251 #define TPM_CnSC_CHF_SHIFT 7
mbed_official 31:42176bc3c368 3252 /* CnV Bit Fields */
mbed_official 31:42176bc3c368 3253 #define TPM_CnV_VAL_MASK 0xFFFFu
mbed_official 31:42176bc3c368 3254 #define TPM_CnV_VAL_SHIFT 0
mbed_official 31:42176bc3c368 3255 #define TPM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x))<<TPM_CnV_VAL_SHIFT))&TPM_CnV_VAL_MASK)
mbed_official 31:42176bc3c368 3256 /* STATUS Bit Fields */
mbed_official 31:42176bc3c368 3257 #define TPM_STATUS_CH0F_MASK 0x1u
mbed_official 31:42176bc3c368 3258 #define TPM_STATUS_CH0F_SHIFT 0
mbed_official 31:42176bc3c368 3259 #define TPM_STATUS_CH1F_MASK 0x2u
mbed_official 31:42176bc3c368 3260 #define TPM_STATUS_CH1F_SHIFT 1
mbed_official 31:42176bc3c368 3261 #define TPM_STATUS_CH2F_MASK 0x4u
mbed_official 31:42176bc3c368 3262 #define TPM_STATUS_CH2F_SHIFT 2
mbed_official 31:42176bc3c368 3263 #define TPM_STATUS_CH3F_MASK 0x8u
mbed_official 31:42176bc3c368 3264 #define TPM_STATUS_CH3F_SHIFT 3
mbed_official 31:42176bc3c368 3265 #define TPM_STATUS_CH4F_MASK 0x10u
mbed_official 31:42176bc3c368 3266 #define TPM_STATUS_CH4F_SHIFT 4
mbed_official 31:42176bc3c368 3267 #define TPM_STATUS_CH5F_MASK 0x20u
mbed_official 31:42176bc3c368 3268 #define TPM_STATUS_CH5F_SHIFT 5
mbed_official 31:42176bc3c368 3269 #define TPM_STATUS_TOF_MASK 0x100u
mbed_official 31:42176bc3c368 3270 #define TPM_STATUS_TOF_SHIFT 8
mbed_official 31:42176bc3c368 3271 /* CONF Bit Fields */
mbed_official 31:42176bc3c368 3272 #define TPM_CONF_DOZEEN_MASK 0x20u
mbed_official 31:42176bc3c368 3273 #define TPM_CONF_DOZEEN_SHIFT 5
mbed_official 31:42176bc3c368 3274 #define TPM_CONF_DBGMODE_MASK 0xC0u
mbed_official 31:42176bc3c368 3275 #define TPM_CONF_DBGMODE_SHIFT 6
mbed_official 31:42176bc3c368 3276 #define TPM_CONF_DBGMODE(x) (((uint32_t)(((uint32_t)(x))<<TPM_CONF_DBGMODE_SHIFT))&TPM_CONF_DBGMODE_MASK)
mbed_official 31:42176bc3c368 3277 #define TPM_CONF_GTBEEN_MASK 0x200u
mbed_official 31:42176bc3c368 3278 #define TPM_CONF_GTBEEN_SHIFT 9
mbed_official 31:42176bc3c368 3279 #define TPM_CONF_CSOT_MASK 0x10000u
mbed_official 31:42176bc3c368 3280 #define TPM_CONF_CSOT_SHIFT 16
mbed_official 31:42176bc3c368 3281 #define TPM_CONF_CSOO_MASK 0x20000u
mbed_official 31:42176bc3c368 3282 #define TPM_CONF_CSOO_SHIFT 17
mbed_official 31:42176bc3c368 3283 #define TPM_CONF_CROT_MASK 0x40000u
mbed_official 31:42176bc3c368 3284 #define TPM_CONF_CROT_SHIFT 18
mbed_official 31:42176bc3c368 3285 #define TPM_CONF_TRGSEL_MASK 0xF000000u
mbed_official 31:42176bc3c368 3286 #define TPM_CONF_TRGSEL_SHIFT 24
mbed_official 31:42176bc3c368 3287 #define TPM_CONF_TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<TPM_CONF_TRGSEL_SHIFT))&TPM_CONF_TRGSEL_MASK)
mbed_official 31:42176bc3c368 3288
mbed_official 31:42176bc3c368 3289 /**
mbed_official 31:42176bc3c368 3290 * @}
mbed_official 31:42176bc3c368 3291 */ /* end of group TPM_Register_Masks */
mbed_official 31:42176bc3c368 3292
mbed_official 31:42176bc3c368 3293
mbed_official 31:42176bc3c368 3294 /* TPM - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 3295 /** Peripheral TPM0 base address */
mbed_official 31:42176bc3c368 3296 #define TPM0_BASE (0x40038000u)
mbed_official 31:42176bc3c368 3297 /** Peripheral TPM0 base pointer */
mbed_official 31:42176bc3c368 3298 #define TPM0 ((TPM_Type *)TPM0_BASE)
mbed_official 31:42176bc3c368 3299 /** Peripheral TPM1 base address */
mbed_official 31:42176bc3c368 3300 #define TPM1_BASE (0x40039000u)
mbed_official 31:42176bc3c368 3301 /** Peripheral TPM1 base pointer */
mbed_official 31:42176bc3c368 3302 #define TPM1 ((TPM_Type *)TPM1_BASE)
mbed_official 31:42176bc3c368 3303 /** Peripheral TPM2 base address */
mbed_official 31:42176bc3c368 3304 #define TPM2_BASE (0x4003A000u)
mbed_official 31:42176bc3c368 3305 /** Peripheral TPM2 base pointer */
mbed_official 31:42176bc3c368 3306 #define TPM2 ((TPM_Type *)TPM2_BASE)
mbed_official 31:42176bc3c368 3307 /** Array initializer of TPM peripheral base pointers */
mbed_official 31:42176bc3c368 3308 #define TPM_BASES { TPM0, TPM1, TPM2 }
mbed_official 31:42176bc3c368 3309
mbed_official 31:42176bc3c368 3310 /**
mbed_official 31:42176bc3c368 3311 * @}
mbed_official 31:42176bc3c368 3312 */ /* end of group TPM_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 3313
mbed_official 31:42176bc3c368 3314
mbed_official 31:42176bc3c368 3315 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3316 -- TSI Peripheral Access Layer
mbed_official 31:42176bc3c368 3317 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3318
mbed_official 31:42176bc3c368 3319 /**
mbed_official 31:42176bc3c368 3320 * @addtogroup TSI_Peripheral_Access_Layer TSI Peripheral Access Layer
mbed_official 31:42176bc3c368 3321 * @{
mbed_official 31:42176bc3c368 3322 */
mbed_official 31:42176bc3c368 3323
mbed_official 31:42176bc3c368 3324 /** TSI - Register Layout Typedef */
mbed_official 31:42176bc3c368 3325 typedef struct {
mbed_official 31:42176bc3c368 3326 __IO uint32_t GENCS; /**< TSI General Control and Status Register, offset: 0x0 */
mbed_official 31:42176bc3c368 3327 __IO uint32_t DATA; /**< TSI DATA Register, offset: 0x4 */
mbed_official 31:42176bc3c368 3328 __IO uint32_t TSHD; /**< TSI Threshold Register, offset: 0x8 */
mbed_official 31:42176bc3c368 3329 } TSI_Type;
mbed_official 31:42176bc3c368 3330
mbed_official 31:42176bc3c368 3331 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3332 -- TSI Register Masks
mbed_official 31:42176bc3c368 3333 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3334
mbed_official 31:42176bc3c368 3335 /**
mbed_official 31:42176bc3c368 3336 * @addtogroup TSI_Register_Masks TSI Register Masks
mbed_official 31:42176bc3c368 3337 * @{
mbed_official 31:42176bc3c368 3338 */
mbed_official 31:42176bc3c368 3339
mbed_official 31:42176bc3c368 3340 /* GENCS Bit Fields */
mbed_official 31:42176bc3c368 3341 #define TSI_GENCS_CURSW_MASK 0x2u
mbed_official 31:42176bc3c368 3342 #define TSI_GENCS_CURSW_SHIFT 1
mbed_official 31:42176bc3c368 3343 #define TSI_GENCS_EOSF_MASK 0x4u
mbed_official 31:42176bc3c368 3344 #define TSI_GENCS_EOSF_SHIFT 2
mbed_official 31:42176bc3c368 3345 #define TSI_GENCS_SCNIP_MASK 0x8u
mbed_official 31:42176bc3c368 3346 #define TSI_GENCS_SCNIP_SHIFT 3
mbed_official 31:42176bc3c368 3347 #define TSI_GENCS_STM_MASK 0x10u
mbed_official 31:42176bc3c368 3348 #define TSI_GENCS_STM_SHIFT 4
mbed_official 31:42176bc3c368 3349 #define TSI_GENCS_STPE_MASK 0x20u
mbed_official 31:42176bc3c368 3350 #define TSI_GENCS_STPE_SHIFT 5
mbed_official 31:42176bc3c368 3351 #define TSI_GENCS_TSIIEN_MASK 0x40u
mbed_official 31:42176bc3c368 3352 #define TSI_GENCS_TSIIEN_SHIFT 6
mbed_official 31:42176bc3c368 3353 #define TSI_GENCS_TSIEN_MASK 0x80u
mbed_official 31:42176bc3c368 3354 #define TSI_GENCS_TSIEN_SHIFT 7
mbed_official 31:42176bc3c368 3355 #define TSI_GENCS_NSCN_MASK 0x1F00u
mbed_official 31:42176bc3c368 3356 #define TSI_GENCS_NSCN_SHIFT 8
mbed_official 31:42176bc3c368 3357 #define TSI_GENCS_NSCN(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_NSCN_SHIFT))&TSI_GENCS_NSCN_MASK)
mbed_official 31:42176bc3c368 3358 #define TSI_GENCS_PS_MASK 0xE000u
mbed_official 31:42176bc3c368 3359 #define TSI_GENCS_PS_SHIFT 13
mbed_official 31:42176bc3c368 3360 #define TSI_GENCS_PS(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_PS_SHIFT))&TSI_GENCS_PS_MASK)
mbed_official 31:42176bc3c368 3361 #define TSI_GENCS_EXTCHRG_MASK 0x70000u
mbed_official 31:42176bc3c368 3362 #define TSI_GENCS_EXTCHRG_SHIFT 16
mbed_official 31:42176bc3c368 3363 #define TSI_GENCS_EXTCHRG(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_EXTCHRG_SHIFT))&TSI_GENCS_EXTCHRG_MASK)
mbed_official 31:42176bc3c368 3364 #define TSI_GENCS_DVOLT_MASK 0x180000u
mbed_official 31:42176bc3c368 3365 #define TSI_GENCS_DVOLT_SHIFT 19
mbed_official 31:42176bc3c368 3366 #define TSI_GENCS_DVOLT(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_DVOLT_SHIFT))&TSI_GENCS_DVOLT_MASK)
mbed_official 31:42176bc3c368 3367 #define TSI_GENCS_REFCHRG_MASK 0xE00000u
mbed_official 31:42176bc3c368 3368 #define TSI_GENCS_REFCHRG_SHIFT 21
mbed_official 31:42176bc3c368 3369 #define TSI_GENCS_REFCHRG(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_REFCHRG_SHIFT))&TSI_GENCS_REFCHRG_MASK)
mbed_official 31:42176bc3c368 3370 #define TSI_GENCS_MODE_MASK 0xF000000u
mbed_official 31:42176bc3c368 3371 #define TSI_GENCS_MODE_SHIFT 24
mbed_official 31:42176bc3c368 3372 #define TSI_GENCS_MODE(x) (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_MODE_SHIFT))&TSI_GENCS_MODE_MASK)
mbed_official 31:42176bc3c368 3373 #define TSI_GENCS_ESOR_MASK 0x10000000u
mbed_official 31:42176bc3c368 3374 #define TSI_GENCS_ESOR_SHIFT 28
mbed_official 31:42176bc3c368 3375 #define TSI_GENCS_OUTRGF_MASK 0x80000000u
mbed_official 31:42176bc3c368 3376 #define TSI_GENCS_OUTRGF_SHIFT 31
mbed_official 31:42176bc3c368 3377 /* DATA Bit Fields */
mbed_official 31:42176bc3c368 3378 #define TSI_DATA_TSICNT_MASK 0xFFFFu
mbed_official 31:42176bc3c368 3379 #define TSI_DATA_TSICNT_SHIFT 0
mbed_official 31:42176bc3c368 3380 #define TSI_DATA_TSICNT(x) (((uint32_t)(((uint32_t)(x))<<TSI_DATA_TSICNT_SHIFT))&TSI_DATA_TSICNT_MASK)
mbed_official 31:42176bc3c368 3381 #define TSI_DATA_SWTS_MASK 0x400000u
mbed_official 31:42176bc3c368 3382 #define TSI_DATA_SWTS_SHIFT 22
mbed_official 31:42176bc3c368 3383 #define TSI_DATA_DMAEN_MASK 0x800000u
mbed_official 31:42176bc3c368 3384 #define TSI_DATA_DMAEN_SHIFT 23
mbed_official 31:42176bc3c368 3385 #define TSI_DATA_TSICH_MASK 0xF0000000u
mbed_official 31:42176bc3c368 3386 #define TSI_DATA_TSICH_SHIFT 28
mbed_official 31:42176bc3c368 3387 #define TSI_DATA_TSICH(x) (((uint32_t)(((uint32_t)(x))<<TSI_DATA_TSICH_SHIFT))&TSI_DATA_TSICH_MASK)
mbed_official 31:42176bc3c368 3388 /* TSHD Bit Fields */
mbed_official 31:42176bc3c368 3389 #define TSI_TSHD_THRESL_MASK 0xFFFFu
mbed_official 31:42176bc3c368 3390 #define TSI_TSHD_THRESL_SHIFT 0
mbed_official 31:42176bc3c368 3391 #define TSI_TSHD_THRESL(x) (((uint32_t)(((uint32_t)(x))<<TSI_TSHD_THRESL_SHIFT))&TSI_TSHD_THRESL_MASK)
mbed_official 31:42176bc3c368 3392 #define TSI_TSHD_THRESH_MASK 0xFFFF0000u
mbed_official 31:42176bc3c368 3393 #define TSI_TSHD_THRESH_SHIFT 16
mbed_official 31:42176bc3c368 3394 #define TSI_TSHD_THRESH(x) (((uint32_t)(((uint32_t)(x))<<TSI_TSHD_THRESH_SHIFT))&TSI_TSHD_THRESH_MASK)
mbed_official 31:42176bc3c368 3395
mbed_official 31:42176bc3c368 3396 /**
mbed_official 31:42176bc3c368 3397 * @}
mbed_official 31:42176bc3c368 3398 */ /* end of group TSI_Register_Masks */
mbed_official 31:42176bc3c368 3399
mbed_official 31:42176bc3c368 3400
mbed_official 31:42176bc3c368 3401 /* TSI - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 3402 /** Peripheral TSI0 base address */
mbed_official 31:42176bc3c368 3403 #define TSI0_BASE (0x40045000u)
mbed_official 31:42176bc3c368 3404 /** Peripheral TSI0 base pointer */
mbed_official 31:42176bc3c368 3405 #define TSI0 ((TSI_Type *)TSI0_BASE)
mbed_official 31:42176bc3c368 3406 /** Array initializer of TSI peripheral base pointers */
mbed_official 31:42176bc3c368 3407 #define TSI_BASES { TSI0 }
mbed_official 31:42176bc3c368 3408
mbed_official 31:42176bc3c368 3409 /**
mbed_official 31:42176bc3c368 3410 * @}
mbed_official 31:42176bc3c368 3411 */ /* end of group TSI_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 3412
mbed_official 31:42176bc3c368 3413
mbed_official 31:42176bc3c368 3414 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3415 -- UART Peripheral Access Layer
mbed_official 31:42176bc3c368 3416 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3417
mbed_official 31:42176bc3c368 3418 /**
mbed_official 31:42176bc3c368 3419 * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer
mbed_official 31:42176bc3c368 3420 * @{
mbed_official 31:42176bc3c368 3421 */
mbed_official 31:42176bc3c368 3422
mbed_official 31:42176bc3c368 3423 /** UART - Register Layout Typedef */
mbed_official 31:42176bc3c368 3424 typedef struct {
mbed_official 31:42176bc3c368 3425 __IO uint8_t BDH; /**< UART Baud Rate Register: High, offset: 0x0 */
mbed_official 31:42176bc3c368 3426 __IO uint8_t BDL; /**< UART Baud Rate Register: Low, offset: 0x1 */
mbed_official 31:42176bc3c368 3427 __IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
mbed_official 31:42176bc3c368 3428 __IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
mbed_official 31:42176bc3c368 3429 __I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
mbed_official 31:42176bc3c368 3430 __IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
mbed_official 31:42176bc3c368 3431 __IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
mbed_official 31:42176bc3c368 3432 __IO uint8_t D; /**< UART Data Register, offset: 0x7 */
mbed_official 31:42176bc3c368 3433 __IO uint8_t C4; /**< UART Control Register 4, offset: 0x8 */
mbed_official 31:42176bc3c368 3434 } UART_Type;
mbed_official 31:42176bc3c368 3435
mbed_official 31:42176bc3c368 3436 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3437 -- UART Register Masks
mbed_official 31:42176bc3c368 3438 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3439
mbed_official 31:42176bc3c368 3440 /**
mbed_official 31:42176bc3c368 3441 * @addtogroup UART_Register_Masks UART Register Masks
mbed_official 31:42176bc3c368 3442 * @{
mbed_official 31:42176bc3c368 3443 */
mbed_official 31:42176bc3c368 3444
mbed_official 31:42176bc3c368 3445 /* BDH Bit Fields */
mbed_official 31:42176bc3c368 3446 #define UART_BDH_SBR_MASK 0x1Fu
mbed_official 31:42176bc3c368 3447 #define UART_BDH_SBR_SHIFT 0
mbed_official 31:42176bc3c368 3448 #define UART_BDH_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDH_SBR_SHIFT))&UART_BDH_SBR_MASK)
mbed_official 31:42176bc3c368 3449 #define UART_BDH_SBNS_MASK 0x20u
mbed_official 31:42176bc3c368 3450 #define UART_BDH_SBNS_SHIFT 5
mbed_official 31:42176bc3c368 3451 #define UART_BDH_RXEDGIE_MASK 0x40u
mbed_official 31:42176bc3c368 3452 #define UART_BDH_RXEDGIE_SHIFT 6
mbed_official 31:42176bc3c368 3453 #define UART_BDH_LBKDIE_MASK 0x80u
mbed_official 31:42176bc3c368 3454 #define UART_BDH_LBKDIE_SHIFT 7
mbed_official 31:42176bc3c368 3455 /* BDL Bit Fields */
mbed_official 31:42176bc3c368 3456 #define UART_BDL_SBR_MASK 0xFFu
mbed_official 31:42176bc3c368 3457 #define UART_BDL_SBR_SHIFT 0
mbed_official 31:42176bc3c368 3458 #define UART_BDL_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDL_SBR_SHIFT))&UART_BDL_SBR_MASK)
mbed_official 31:42176bc3c368 3459 /* C1 Bit Fields */
mbed_official 31:42176bc3c368 3460 #define UART_C1_PT_MASK 0x1u
mbed_official 31:42176bc3c368 3461 #define UART_C1_PT_SHIFT 0
mbed_official 31:42176bc3c368 3462 #define UART_C1_PE_MASK 0x2u
mbed_official 31:42176bc3c368 3463 #define UART_C1_PE_SHIFT 1
mbed_official 31:42176bc3c368 3464 #define UART_C1_ILT_MASK 0x4u
mbed_official 31:42176bc3c368 3465 #define UART_C1_ILT_SHIFT 2
mbed_official 31:42176bc3c368 3466 #define UART_C1_WAKE_MASK 0x8u
mbed_official 31:42176bc3c368 3467 #define UART_C1_WAKE_SHIFT 3
mbed_official 31:42176bc3c368 3468 #define UART_C1_M_MASK 0x10u
mbed_official 31:42176bc3c368 3469 #define UART_C1_M_SHIFT 4
mbed_official 31:42176bc3c368 3470 #define UART_C1_RSRC_MASK 0x20u
mbed_official 31:42176bc3c368 3471 #define UART_C1_RSRC_SHIFT 5
mbed_official 31:42176bc3c368 3472 #define UART_C1_UARTSWAI_MASK 0x40u
mbed_official 31:42176bc3c368 3473 #define UART_C1_UARTSWAI_SHIFT 6
mbed_official 31:42176bc3c368 3474 #define UART_C1_LOOPS_MASK 0x80u
mbed_official 31:42176bc3c368 3475 #define UART_C1_LOOPS_SHIFT 7
mbed_official 31:42176bc3c368 3476 /* C2 Bit Fields */
mbed_official 31:42176bc3c368 3477 #define UART_C2_SBK_MASK 0x1u
mbed_official 31:42176bc3c368 3478 #define UART_C2_SBK_SHIFT 0
mbed_official 31:42176bc3c368 3479 #define UART_C2_RWU_MASK 0x2u
mbed_official 31:42176bc3c368 3480 #define UART_C2_RWU_SHIFT 1
mbed_official 31:42176bc3c368 3481 #define UART_C2_RE_MASK 0x4u
mbed_official 31:42176bc3c368 3482 #define UART_C2_RE_SHIFT 2
mbed_official 31:42176bc3c368 3483 #define UART_C2_TE_MASK 0x8u
mbed_official 31:42176bc3c368 3484 #define UART_C2_TE_SHIFT 3
mbed_official 31:42176bc3c368 3485 #define UART_C2_ILIE_MASK 0x10u
mbed_official 31:42176bc3c368 3486 #define UART_C2_ILIE_SHIFT 4
mbed_official 31:42176bc3c368 3487 #define UART_C2_RIE_MASK 0x20u
mbed_official 31:42176bc3c368 3488 #define UART_C2_RIE_SHIFT 5
mbed_official 31:42176bc3c368 3489 #define UART_C2_TCIE_MASK 0x40u
mbed_official 31:42176bc3c368 3490 #define UART_C2_TCIE_SHIFT 6
mbed_official 31:42176bc3c368 3491 #define UART_C2_TIE_MASK 0x80u
mbed_official 31:42176bc3c368 3492 #define UART_C2_TIE_SHIFT 7
mbed_official 31:42176bc3c368 3493 /* S1 Bit Fields */
mbed_official 31:42176bc3c368 3494 #define UART_S1_PF_MASK 0x1u
mbed_official 31:42176bc3c368 3495 #define UART_S1_PF_SHIFT 0
mbed_official 31:42176bc3c368 3496 #define UART_S1_FE_MASK 0x2u
mbed_official 31:42176bc3c368 3497 #define UART_S1_FE_SHIFT 1
mbed_official 31:42176bc3c368 3498 #define UART_S1_NF_MASK 0x4u
mbed_official 31:42176bc3c368 3499 #define UART_S1_NF_SHIFT 2
mbed_official 31:42176bc3c368 3500 #define UART_S1_OR_MASK 0x8u
mbed_official 31:42176bc3c368 3501 #define UART_S1_OR_SHIFT 3
mbed_official 31:42176bc3c368 3502 #define UART_S1_IDLE_MASK 0x10u
mbed_official 31:42176bc3c368 3503 #define UART_S1_IDLE_SHIFT 4
mbed_official 31:42176bc3c368 3504 #define UART_S1_RDRF_MASK 0x20u
mbed_official 31:42176bc3c368 3505 #define UART_S1_RDRF_SHIFT 5
mbed_official 31:42176bc3c368 3506 #define UART_S1_TC_MASK 0x40u
mbed_official 31:42176bc3c368 3507 #define UART_S1_TC_SHIFT 6
mbed_official 31:42176bc3c368 3508 #define UART_S1_TDRE_MASK 0x80u
mbed_official 31:42176bc3c368 3509 #define UART_S1_TDRE_SHIFT 7
mbed_official 31:42176bc3c368 3510 /* S2 Bit Fields */
mbed_official 31:42176bc3c368 3511 #define UART_S2_RAF_MASK 0x1u
mbed_official 31:42176bc3c368 3512 #define UART_S2_RAF_SHIFT 0
mbed_official 31:42176bc3c368 3513 #define UART_S2_LBKDE_MASK 0x2u
mbed_official 31:42176bc3c368 3514 #define UART_S2_LBKDE_SHIFT 1
mbed_official 31:42176bc3c368 3515 #define UART_S2_BRK13_MASK 0x4u
mbed_official 31:42176bc3c368 3516 #define UART_S2_BRK13_SHIFT 2
mbed_official 31:42176bc3c368 3517 #define UART_S2_RWUID_MASK 0x8u
mbed_official 31:42176bc3c368 3518 #define UART_S2_RWUID_SHIFT 3
mbed_official 31:42176bc3c368 3519 #define UART_S2_RXINV_MASK 0x10u
mbed_official 31:42176bc3c368 3520 #define UART_S2_RXINV_SHIFT 4
mbed_official 31:42176bc3c368 3521 #define UART_S2_RXEDGIF_MASK 0x40u
mbed_official 31:42176bc3c368 3522 #define UART_S2_RXEDGIF_SHIFT 6
mbed_official 31:42176bc3c368 3523 #define UART_S2_LBKDIF_MASK 0x80u
mbed_official 31:42176bc3c368 3524 #define UART_S2_LBKDIF_SHIFT 7
mbed_official 31:42176bc3c368 3525 /* C3 Bit Fields */
mbed_official 31:42176bc3c368 3526 #define UART_C3_PEIE_MASK 0x1u
mbed_official 31:42176bc3c368 3527 #define UART_C3_PEIE_SHIFT 0
mbed_official 31:42176bc3c368 3528 #define UART_C3_FEIE_MASK 0x2u
mbed_official 31:42176bc3c368 3529 #define UART_C3_FEIE_SHIFT 1
mbed_official 31:42176bc3c368 3530 #define UART_C3_NEIE_MASK 0x4u
mbed_official 31:42176bc3c368 3531 #define UART_C3_NEIE_SHIFT 2
mbed_official 31:42176bc3c368 3532 #define UART_C3_ORIE_MASK 0x8u
mbed_official 31:42176bc3c368 3533 #define UART_C3_ORIE_SHIFT 3
mbed_official 31:42176bc3c368 3534 #define UART_C3_TXINV_MASK 0x10u
mbed_official 31:42176bc3c368 3535 #define UART_C3_TXINV_SHIFT 4
mbed_official 31:42176bc3c368 3536 #define UART_C3_TXDIR_MASK 0x20u
mbed_official 31:42176bc3c368 3537 #define UART_C3_TXDIR_SHIFT 5
mbed_official 31:42176bc3c368 3538 #define UART_C3_T8_MASK 0x40u
mbed_official 31:42176bc3c368 3539 #define UART_C3_T8_SHIFT 6
mbed_official 31:42176bc3c368 3540 #define UART_C3_R8_MASK 0x80u
mbed_official 31:42176bc3c368 3541 #define UART_C3_R8_SHIFT 7
mbed_official 31:42176bc3c368 3542 /* D Bit Fields */
mbed_official 31:42176bc3c368 3543 #define UART_D_R0T0_MASK 0x1u
mbed_official 31:42176bc3c368 3544 #define UART_D_R0T0_SHIFT 0
mbed_official 31:42176bc3c368 3545 #define UART_D_R1T1_MASK 0x2u
mbed_official 31:42176bc3c368 3546 #define UART_D_R1T1_SHIFT 1
mbed_official 31:42176bc3c368 3547 #define UART_D_R2T2_MASK 0x4u
mbed_official 31:42176bc3c368 3548 #define UART_D_R2T2_SHIFT 2
mbed_official 31:42176bc3c368 3549 #define UART_D_R3T3_MASK 0x8u
mbed_official 31:42176bc3c368 3550 #define UART_D_R3T3_SHIFT 3
mbed_official 31:42176bc3c368 3551 #define UART_D_R4T4_MASK 0x10u
mbed_official 31:42176bc3c368 3552 #define UART_D_R4T4_SHIFT 4
mbed_official 31:42176bc3c368 3553 #define UART_D_R5T5_MASK 0x20u
mbed_official 31:42176bc3c368 3554 #define UART_D_R5T5_SHIFT 5
mbed_official 31:42176bc3c368 3555 #define UART_D_R6T6_MASK 0x40u
mbed_official 31:42176bc3c368 3556 #define UART_D_R6T6_SHIFT 6
mbed_official 31:42176bc3c368 3557 #define UART_D_R7T7_MASK 0x80u
mbed_official 31:42176bc3c368 3558 #define UART_D_R7T7_SHIFT 7
mbed_official 31:42176bc3c368 3559 /* C4 Bit Fields */
mbed_official 31:42176bc3c368 3560 #define UART_C4_LBKDDMAS_MASK 0x8u
mbed_official 31:42176bc3c368 3561 #define UART_C4_LBKDDMAS_SHIFT 3
mbed_official 31:42176bc3c368 3562 #define UART_C4_ILDMAS_MASK 0x10u
mbed_official 31:42176bc3c368 3563 #define UART_C4_ILDMAS_SHIFT 4
mbed_official 31:42176bc3c368 3564 #define UART_C4_RDMAS_MASK 0x20u
mbed_official 31:42176bc3c368 3565 #define UART_C4_RDMAS_SHIFT 5
mbed_official 31:42176bc3c368 3566 #define UART_C4_TCDMAS_MASK 0x40u
mbed_official 31:42176bc3c368 3567 #define UART_C4_TCDMAS_SHIFT 6
mbed_official 31:42176bc3c368 3568 #define UART_C4_TDMAS_MASK 0x80u
mbed_official 31:42176bc3c368 3569 #define UART_C4_TDMAS_SHIFT 7
mbed_official 31:42176bc3c368 3570
mbed_official 31:42176bc3c368 3571 /**
mbed_official 31:42176bc3c368 3572 * @}
mbed_official 31:42176bc3c368 3573 */ /* end of group UART_Register_Masks */
mbed_official 31:42176bc3c368 3574
mbed_official 31:42176bc3c368 3575
mbed_official 31:42176bc3c368 3576 /* UART - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 3577 /** Peripheral UART1 base address */
mbed_official 31:42176bc3c368 3578 #define UART1_BASE (0x4006B000u)
mbed_official 31:42176bc3c368 3579 /** Peripheral UART1 base pointer */
mbed_official 31:42176bc3c368 3580 #define UART1 ((UART_Type *)UART1_BASE)
mbed_official 31:42176bc3c368 3581 /** Peripheral UART2 base address */
mbed_official 31:42176bc3c368 3582 #define UART2_BASE (0x4006C000u)
mbed_official 31:42176bc3c368 3583 /** Peripheral UART2 base pointer */
mbed_official 31:42176bc3c368 3584 #define UART2 ((UART_Type *)UART2_BASE)
mbed_official 31:42176bc3c368 3585 /** Array initializer of UART peripheral base pointers */
mbed_official 31:42176bc3c368 3586 #define UART_BASES { UART1, UART2 }
mbed_official 31:42176bc3c368 3587
mbed_official 31:42176bc3c368 3588 /**
mbed_official 31:42176bc3c368 3589 * @}
mbed_official 31:42176bc3c368 3590 */ /* end of group UART_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 3591
mbed_official 31:42176bc3c368 3592
mbed_official 31:42176bc3c368 3593 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3594 -- UARTLP Peripheral Access Layer
mbed_official 31:42176bc3c368 3595 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3596
mbed_official 31:42176bc3c368 3597 /**
mbed_official 31:42176bc3c368 3598 * @addtogroup UARTLP_Peripheral_Access_Layer UARTLP Peripheral Access Layer
mbed_official 31:42176bc3c368 3599 * @{
mbed_official 31:42176bc3c368 3600 */
mbed_official 31:42176bc3c368 3601
mbed_official 31:42176bc3c368 3602 /** UARTLP - Register Layout Typedef */
mbed_official 31:42176bc3c368 3603 typedef struct {
mbed_official 31:42176bc3c368 3604 __IO uint8_t BDH; /**< UART Baud Rate Register High, offset: 0x0 */
mbed_official 31:42176bc3c368 3605 __IO uint8_t BDL; /**< UART Baud Rate Register Low, offset: 0x1 */
mbed_official 31:42176bc3c368 3606 __IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
mbed_official 31:42176bc3c368 3607 __IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
mbed_official 31:42176bc3c368 3608 __IO uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
mbed_official 31:42176bc3c368 3609 __IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
mbed_official 31:42176bc3c368 3610 __IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
mbed_official 31:42176bc3c368 3611 __IO uint8_t D; /**< UART Data Register, offset: 0x7 */
mbed_official 31:42176bc3c368 3612 __IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
mbed_official 31:42176bc3c368 3613 __IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
mbed_official 31:42176bc3c368 3614 __IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
mbed_official 31:42176bc3c368 3615 __IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
mbed_official 31:42176bc3c368 3616 } UARTLP_Type;
mbed_official 31:42176bc3c368 3617
mbed_official 31:42176bc3c368 3618 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3619 -- UARTLP Register Masks
mbed_official 31:42176bc3c368 3620 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3621
mbed_official 31:42176bc3c368 3622 /**
mbed_official 31:42176bc3c368 3623 * @addtogroup UARTLP_Register_Masks UARTLP Register Masks
mbed_official 31:42176bc3c368 3624 * @{
mbed_official 31:42176bc3c368 3625 */
mbed_official 31:42176bc3c368 3626
mbed_official 31:42176bc3c368 3627 /* BDH Bit Fields */
mbed_official 31:42176bc3c368 3628 #define UARTLP_BDH_SBR_MASK 0x1Fu
mbed_official 31:42176bc3c368 3629 #define UARTLP_BDH_SBR_SHIFT 0
mbed_official 31:42176bc3c368 3630 #define UARTLP_BDH_SBR(x) (((uint8_t)(((uint8_t)(x))<<UARTLP_BDH_SBR_SHIFT))&UARTLP_BDH_SBR_MASK)
mbed_official 31:42176bc3c368 3631 #define UARTLP_BDH_SBNS_MASK 0x20u
mbed_official 31:42176bc3c368 3632 #define UARTLP_BDH_SBNS_SHIFT 5
mbed_official 31:42176bc3c368 3633 #define UARTLP_BDH_RXEDGIE_MASK 0x40u
mbed_official 31:42176bc3c368 3634 #define UARTLP_BDH_RXEDGIE_SHIFT 6
mbed_official 31:42176bc3c368 3635 #define UARTLP_BDH_LBKDIE_MASK 0x80u
mbed_official 31:42176bc3c368 3636 #define UARTLP_BDH_LBKDIE_SHIFT 7
mbed_official 31:42176bc3c368 3637 /* BDL Bit Fields */
mbed_official 31:42176bc3c368 3638 #define UARTLP_BDL_SBR_MASK 0xFFu
mbed_official 31:42176bc3c368 3639 #define UARTLP_BDL_SBR_SHIFT 0
mbed_official 31:42176bc3c368 3640 #define UARTLP_BDL_SBR(x) (((uint8_t)(((uint8_t)(x))<<UARTLP_BDL_SBR_SHIFT))&UARTLP_BDL_SBR_MASK)
mbed_official 31:42176bc3c368 3641 /* C1 Bit Fields */
mbed_official 31:42176bc3c368 3642 #define UARTLP_C1_PT_MASK 0x1u
mbed_official 31:42176bc3c368 3643 #define UARTLP_C1_PT_SHIFT 0
mbed_official 31:42176bc3c368 3644 #define UARTLP_C1_PE_MASK 0x2u
mbed_official 31:42176bc3c368 3645 #define UARTLP_C1_PE_SHIFT 1
mbed_official 31:42176bc3c368 3646 #define UARTLP_C1_ILT_MASK 0x4u
mbed_official 31:42176bc3c368 3647 #define UARTLP_C1_ILT_SHIFT 2
mbed_official 31:42176bc3c368 3648 #define UARTLP_C1_WAKE_MASK 0x8u
mbed_official 31:42176bc3c368 3649 #define UARTLP_C1_WAKE_SHIFT 3
mbed_official 31:42176bc3c368 3650 #define UARTLP_C1_M_MASK 0x10u
mbed_official 31:42176bc3c368 3651 #define UARTLP_C1_M_SHIFT 4
mbed_official 31:42176bc3c368 3652 #define UARTLP_C1_RSRC_MASK 0x20u
mbed_official 31:42176bc3c368 3653 #define UARTLP_C1_RSRC_SHIFT 5
mbed_official 31:42176bc3c368 3654 #define UARTLP_C1_DOZEEN_MASK 0x40u
mbed_official 31:42176bc3c368 3655 #define UARTLP_C1_DOZEEN_SHIFT 6
mbed_official 31:42176bc3c368 3656 #define UARTLP_C1_LOOPS_MASK 0x80u
mbed_official 31:42176bc3c368 3657 #define UARTLP_C1_LOOPS_SHIFT 7
mbed_official 31:42176bc3c368 3658 /* C2 Bit Fields */
mbed_official 31:42176bc3c368 3659 #define UARTLP_C2_SBK_MASK 0x1u
mbed_official 31:42176bc3c368 3660 #define UARTLP_C2_SBK_SHIFT 0
mbed_official 31:42176bc3c368 3661 #define UARTLP_C2_RWU_MASK 0x2u
mbed_official 31:42176bc3c368 3662 #define UARTLP_C2_RWU_SHIFT 1
mbed_official 31:42176bc3c368 3663 #define UARTLP_C2_RE_MASK 0x4u
mbed_official 31:42176bc3c368 3664 #define UARTLP_C2_RE_SHIFT 2
mbed_official 31:42176bc3c368 3665 #define UARTLP_C2_TE_MASK 0x8u
mbed_official 31:42176bc3c368 3666 #define UARTLP_C2_TE_SHIFT 3
mbed_official 31:42176bc3c368 3667 #define UARTLP_C2_ILIE_MASK 0x10u
mbed_official 31:42176bc3c368 3668 #define UARTLP_C2_ILIE_SHIFT 4
mbed_official 31:42176bc3c368 3669 #define UARTLP_C2_RIE_MASK 0x20u
mbed_official 31:42176bc3c368 3670 #define UARTLP_C2_RIE_SHIFT 5
mbed_official 31:42176bc3c368 3671 #define UARTLP_C2_TCIE_MASK 0x40u
mbed_official 31:42176bc3c368 3672 #define UARTLP_C2_TCIE_SHIFT 6
mbed_official 31:42176bc3c368 3673 #define UARTLP_C2_TIE_MASK 0x80u
mbed_official 31:42176bc3c368 3674 #define UARTLP_C2_TIE_SHIFT 7
mbed_official 31:42176bc3c368 3675 /* S1 Bit Fields */
mbed_official 31:42176bc3c368 3676 #define UARTLP_S1_PF_MASK 0x1u
mbed_official 31:42176bc3c368 3677 #define UARTLP_S1_PF_SHIFT 0
mbed_official 31:42176bc3c368 3678 #define UARTLP_S1_FE_MASK 0x2u
mbed_official 31:42176bc3c368 3679 #define UARTLP_S1_FE_SHIFT 1
mbed_official 31:42176bc3c368 3680 #define UARTLP_S1_NF_MASK 0x4u
mbed_official 31:42176bc3c368 3681 #define UARTLP_S1_NF_SHIFT 2
mbed_official 31:42176bc3c368 3682 #define UARTLP_S1_OR_MASK 0x8u
mbed_official 31:42176bc3c368 3683 #define UARTLP_S1_OR_SHIFT 3
mbed_official 31:42176bc3c368 3684 #define UARTLP_S1_IDLE_MASK 0x10u
mbed_official 31:42176bc3c368 3685 #define UARTLP_S1_IDLE_SHIFT 4
mbed_official 31:42176bc3c368 3686 #define UARTLP_S1_RDRF_MASK 0x20u
mbed_official 31:42176bc3c368 3687 #define UARTLP_S1_RDRF_SHIFT 5
mbed_official 31:42176bc3c368 3688 #define UARTLP_S1_TC_MASK 0x40u
mbed_official 31:42176bc3c368 3689 #define UARTLP_S1_TC_SHIFT 6
mbed_official 31:42176bc3c368 3690 #define UARTLP_S1_TDRE_MASK 0x80u
mbed_official 31:42176bc3c368 3691 #define UARTLP_S1_TDRE_SHIFT 7
mbed_official 31:42176bc3c368 3692 /* S2 Bit Fields */
mbed_official 31:42176bc3c368 3693 #define UARTLP_S2_RAF_MASK 0x1u
mbed_official 31:42176bc3c368 3694 #define UARTLP_S2_RAF_SHIFT 0
mbed_official 31:42176bc3c368 3695 #define UARTLP_S2_LBKDE_MASK 0x2u
mbed_official 31:42176bc3c368 3696 #define UARTLP_S2_LBKDE_SHIFT 1
mbed_official 31:42176bc3c368 3697 #define UARTLP_S2_BRK13_MASK 0x4u
mbed_official 31:42176bc3c368 3698 #define UARTLP_S2_BRK13_SHIFT 2
mbed_official 31:42176bc3c368 3699 #define UARTLP_S2_RWUID_MASK 0x8u
mbed_official 31:42176bc3c368 3700 #define UARTLP_S2_RWUID_SHIFT 3
mbed_official 31:42176bc3c368 3701 #define UARTLP_S2_RXINV_MASK 0x10u
mbed_official 31:42176bc3c368 3702 #define UARTLP_S2_RXINV_SHIFT 4
mbed_official 31:42176bc3c368 3703 #define UARTLP_S2_MSBF_MASK 0x20u
mbed_official 31:42176bc3c368 3704 #define UARTLP_S2_MSBF_SHIFT 5
mbed_official 31:42176bc3c368 3705 #define UARTLP_S2_RXEDGIF_MASK 0x40u
mbed_official 31:42176bc3c368 3706 #define UARTLP_S2_RXEDGIF_SHIFT 6
mbed_official 31:42176bc3c368 3707 #define UARTLP_S2_LBKDIF_MASK 0x80u
mbed_official 31:42176bc3c368 3708 #define UARTLP_S2_LBKDIF_SHIFT 7
mbed_official 31:42176bc3c368 3709 /* C3 Bit Fields */
mbed_official 31:42176bc3c368 3710 #define UARTLP_C3_PEIE_MASK 0x1u
mbed_official 31:42176bc3c368 3711 #define UARTLP_C3_PEIE_SHIFT 0
mbed_official 31:42176bc3c368 3712 #define UARTLP_C3_FEIE_MASK 0x2u
mbed_official 31:42176bc3c368 3713 #define UARTLP_C3_FEIE_SHIFT 1
mbed_official 31:42176bc3c368 3714 #define UARTLP_C3_NEIE_MASK 0x4u
mbed_official 31:42176bc3c368 3715 #define UARTLP_C3_NEIE_SHIFT 2
mbed_official 31:42176bc3c368 3716 #define UARTLP_C3_ORIE_MASK 0x8u
mbed_official 31:42176bc3c368 3717 #define UARTLP_C3_ORIE_SHIFT 3
mbed_official 31:42176bc3c368 3718 #define UARTLP_C3_TXINV_MASK 0x10u
mbed_official 31:42176bc3c368 3719 #define UARTLP_C3_TXINV_SHIFT 4
mbed_official 31:42176bc3c368 3720 #define UARTLP_C3_TXDIR_MASK 0x20u
mbed_official 31:42176bc3c368 3721 #define UARTLP_C3_TXDIR_SHIFT 5
mbed_official 31:42176bc3c368 3722 #define UARTLP_C3_R9T8_MASK 0x40u
mbed_official 31:42176bc3c368 3723 #define UARTLP_C3_R9T8_SHIFT 6
mbed_official 31:42176bc3c368 3724 #define UARTLP_C3_R8T9_MASK 0x80u
mbed_official 31:42176bc3c368 3725 #define UARTLP_C3_R8T9_SHIFT 7
mbed_official 31:42176bc3c368 3726 /* D Bit Fields */
mbed_official 31:42176bc3c368 3727 #define UARTLP_D_R0T0_MASK 0x1u
mbed_official 31:42176bc3c368 3728 #define UARTLP_D_R0T0_SHIFT 0
mbed_official 31:42176bc3c368 3729 #define UARTLP_D_R1T1_MASK 0x2u
mbed_official 31:42176bc3c368 3730 #define UARTLP_D_R1T1_SHIFT 1
mbed_official 31:42176bc3c368 3731 #define UARTLP_D_R2T2_MASK 0x4u
mbed_official 31:42176bc3c368 3732 #define UARTLP_D_R2T2_SHIFT 2
mbed_official 31:42176bc3c368 3733 #define UARTLP_D_R3T3_MASK 0x8u
mbed_official 31:42176bc3c368 3734 #define UARTLP_D_R3T3_SHIFT 3
mbed_official 31:42176bc3c368 3735 #define UARTLP_D_R4T4_MASK 0x10u
mbed_official 31:42176bc3c368 3736 #define UARTLP_D_R4T4_SHIFT 4
mbed_official 31:42176bc3c368 3737 #define UARTLP_D_R5T5_MASK 0x20u
mbed_official 31:42176bc3c368 3738 #define UARTLP_D_R5T5_SHIFT 5
mbed_official 31:42176bc3c368 3739 #define UARTLP_D_R6T6_MASK 0x40u
mbed_official 31:42176bc3c368 3740 #define UARTLP_D_R6T6_SHIFT 6
mbed_official 31:42176bc3c368 3741 #define UARTLP_D_R7T7_MASK 0x80u
mbed_official 31:42176bc3c368 3742 #define UARTLP_D_R7T7_SHIFT 7
mbed_official 31:42176bc3c368 3743 /* MA1 Bit Fields */
mbed_official 31:42176bc3c368 3744 #define UARTLP_MA1_MA_MASK 0xFFu
mbed_official 31:42176bc3c368 3745 #define UARTLP_MA1_MA_SHIFT 0
mbed_official 31:42176bc3c368 3746 #define UARTLP_MA1_MA(x) (((uint8_t)(((uint8_t)(x))<<UARTLP_MA1_MA_SHIFT))&UARTLP_MA1_MA_MASK)
mbed_official 31:42176bc3c368 3747 /* MA2 Bit Fields */
mbed_official 31:42176bc3c368 3748 #define UARTLP_MA2_MA_MASK 0xFFu
mbed_official 31:42176bc3c368 3749 #define UARTLP_MA2_MA_SHIFT 0
mbed_official 31:42176bc3c368 3750 #define UARTLP_MA2_MA(x) (((uint8_t)(((uint8_t)(x))<<UARTLP_MA2_MA_SHIFT))&UARTLP_MA2_MA_MASK)
mbed_official 31:42176bc3c368 3751 /* C4 Bit Fields */
mbed_official 31:42176bc3c368 3752 #define UARTLP_C4_OSR_MASK 0x1Fu
mbed_official 31:42176bc3c368 3753 #define UARTLP_C4_OSR_SHIFT 0
mbed_official 31:42176bc3c368 3754 #define UARTLP_C4_OSR(x) (((uint8_t)(((uint8_t)(x))<<UARTLP_C4_OSR_SHIFT))&UARTLP_C4_OSR_MASK)
mbed_official 31:42176bc3c368 3755 #define UARTLP_C4_M10_MASK 0x20u
mbed_official 31:42176bc3c368 3756 #define UARTLP_C4_M10_SHIFT 5
mbed_official 31:42176bc3c368 3757 #define UARTLP_C4_MAEN2_MASK 0x40u
mbed_official 31:42176bc3c368 3758 #define UARTLP_C4_MAEN2_SHIFT 6
mbed_official 31:42176bc3c368 3759 #define UARTLP_C4_MAEN1_MASK 0x80u
mbed_official 31:42176bc3c368 3760 #define UARTLP_C4_MAEN1_SHIFT 7
mbed_official 31:42176bc3c368 3761 /* C5 Bit Fields */
mbed_official 31:42176bc3c368 3762 #define UARTLP_C5_RESYNCDIS_MASK 0x1u
mbed_official 31:42176bc3c368 3763 #define UARTLP_C5_RESYNCDIS_SHIFT 0
mbed_official 31:42176bc3c368 3764 #define UARTLP_C5_BOTHEDGE_MASK 0x2u
mbed_official 31:42176bc3c368 3765 #define UARTLP_C5_BOTHEDGE_SHIFT 1
mbed_official 31:42176bc3c368 3766 #define UARTLP_C5_RDMAE_MASK 0x20u
mbed_official 31:42176bc3c368 3767 #define UARTLP_C5_RDMAE_SHIFT 5
mbed_official 31:42176bc3c368 3768 #define UARTLP_C5_TDMAE_MASK 0x80u
mbed_official 31:42176bc3c368 3769 #define UARTLP_C5_TDMAE_SHIFT 7
mbed_official 31:42176bc3c368 3770
mbed_official 31:42176bc3c368 3771 /**
mbed_official 31:42176bc3c368 3772 * @}
mbed_official 31:42176bc3c368 3773 */ /* end of group UARTLP_Register_Masks */
mbed_official 31:42176bc3c368 3774
mbed_official 31:42176bc3c368 3775
mbed_official 31:42176bc3c368 3776 /* UARTLP - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 3777 /** Peripheral UART0 base address */
mbed_official 31:42176bc3c368 3778 #define UART0_BASE (0x4006A000u)
mbed_official 31:42176bc3c368 3779 /** Peripheral UART0 base pointer */
mbed_official 31:42176bc3c368 3780 #define UART0 ((UARTLP_Type *)UART0_BASE)
mbed_official 31:42176bc3c368 3781 /** Array initializer of UARTLP peripheral base pointers */
mbed_official 31:42176bc3c368 3782 #define UARTLP_BASES { UART0 }
mbed_official 31:42176bc3c368 3783
mbed_official 31:42176bc3c368 3784 /**
mbed_official 31:42176bc3c368 3785 * @}
mbed_official 31:42176bc3c368 3786 */ /* end of group UARTLP_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 3787
mbed_official 31:42176bc3c368 3788
mbed_official 31:42176bc3c368 3789 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3790 -- USB Peripheral Access Layer
mbed_official 31:42176bc3c368 3791 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3792
mbed_official 31:42176bc3c368 3793 /**
mbed_official 31:42176bc3c368 3794 * @addtogroup USB_Peripheral_Access_Layer USB Peripheral Access Layer
mbed_official 31:42176bc3c368 3795 * @{
mbed_official 31:42176bc3c368 3796 */
mbed_official 31:42176bc3c368 3797
mbed_official 31:42176bc3c368 3798 /** USB - Register Layout Typedef */
mbed_official 31:42176bc3c368 3799 typedef struct {
mbed_official 31:42176bc3c368 3800 __I uint8_t PERID; /**< Peripheral ID register, offset: 0x0 */
mbed_official 31:42176bc3c368 3801 uint8_t RESERVED_0[3];
mbed_official 31:42176bc3c368 3802 __I uint8_t IDCOMP; /**< Peripheral ID Complement register, offset: 0x4 */
mbed_official 31:42176bc3c368 3803 uint8_t RESERVED_1[3];
mbed_official 31:42176bc3c368 3804 __I uint8_t REV; /**< Peripheral Revision register, offset: 0x8 */
mbed_official 31:42176bc3c368 3805 uint8_t RESERVED_2[3];
mbed_official 31:42176bc3c368 3806 __I uint8_t ADDINFO; /**< Peripheral Additional Info register, offset: 0xC */
mbed_official 31:42176bc3c368 3807 uint8_t RESERVED_3[3];
mbed_official 31:42176bc3c368 3808 __IO uint8_t OTGISTAT; /**< OTG Interrupt Status register, offset: 0x10 */
mbed_official 31:42176bc3c368 3809 uint8_t RESERVED_4[3];
mbed_official 31:42176bc3c368 3810 __IO uint8_t OTGICR; /**< OTG Interrupt Control Register, offset: 0x14 */
mbed_official 31:42176bc3c368 3811 uint8_t RESERVED_5[3];
mbed_official 31:42176bc3c368 3812 __IO uint8_t OTGSTAT; /**< OTG Status register, offset: 0x18 */
mbed_official 31:42176bc3c368 3813 uint8_t RESERVED_6[3];
mbed_official 31:42176bc3c368 3814 __IO uint8_t OTGCTL; /**< OTG Control register, offset: 0x1C */
mbed_official 31:42176bc3c368 3815 uint8_t RESERVED_7[99];
mbed_official 31:42176bc3c368 3816 __IO uint8_t ISTAT; /**< Interrupt Status register, offset: 0x80 */
mbed_official 31:42176bc3c368 3817 uint8_t RESERVED_8[3];
mbed_official 31:42176bc3c368 3818 __IO uint8_t INTEN; /**< Interrupt Enable register, offset: 0x84 */
mbed_official 31:42176bc3c368 3819 uint8_t RESERVED_9[3];
mbed_official 31:42176bc3c368 3820 __IO uint8_t ERRSTAT; /**< Error Interrupt Status register, offset: 0x88 */
mbed_official 31:42176bc3c368 3821 uint8_t RESERVED_10[3];
mbed_official 31:42176bc3c368 3822 __IO uint8_t ERREN; /**< Error Interrupt Enable register, offset: 0x8C */
mbed_official 31:42176bc3c368 3823 uint8_t RESERVED_11[3];
mbed_official 31:42176bc3c368 3824 __I uint8_t STAT; /**< Status register, offset: 0x90 */
mbed_official 31:42176bc3c368 3825 uint8_t RESERVED_12[3];
mbed_official 31:42176bc3c368 3826 __IO uint8_t CTL; /**< Control register, offset: 0x94 */
mbed_official 31:42176bc3c368 3827 uint8_t RESERVED_13[3];
mbed_official 31:42176bc3c368 3828 __IO uint8_t ADDR; /**< Address register, offset: 0x98 */
mbed_official 31:42176bc3c368 3829 uint8_t RESERVED_14[3];
mbed_official 31:42176bc3c368 3830 __IO uint8_t BDTPAGE1; /**< BDT Page Register 1, offset: 0x9C */
mbed_official 31:42176bc3c368 3831 uint8_t RESERVED_15[3];
mbed_official 31:42176bc3c368 3832 __IO uint8_t FRMNUML; /**< Frame Number Register Low, offset: 0xA0 */
mbed_official 31:42176bc3c368 3833 uint8_t RESERVED_16[3];
mbed_official 31:42176bc3c368 3834 __IO uint8_t FRMNUMH; /**< Frame Number Register High, offset: 0xA4 */
mbed_official 31:42176bc3c368 3835 uint8_t RESERVED_17[3];
mbed_official 31:42176bc3c368 3836 __IO uint8_t TOKEN; /**< Token register, offset: 0xA8 */
mbed_official 31:42176bc3c368 3837 uint8_t RESERVED_18[3];
mbed_official 31:42176bc3c368 3838 __IO uint8_t SOFTHLD; /**< SOF Threshold Register, offset: 0xAC */
mbed_official 31:42176bc3c368 3839 uint8_t RESERVED_19[3];
mbed_official 31:42176bc3c368 3840 __IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
mbed_official 31:42176bc3c368 3841 uint8_t RESERVED_20[3];
mbed_official 31:42176bc3c368 3842 __IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
mbed_official 31:42176bc3c368 3843 uint8_t RESERVED_21[11];
mbed_official 31:42176bc3c368 3844 struct { /* offset: 0xC0, array step: 0x4 */
mbed_official 31:42176bc3c368 3845 __IO uint8_t ENDPT; /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
mbed_official 31:42176bc3c368 3846 uint8_t RESERVED_0[3];
mbed_official 31:42176bc3c368 3847 } ENDPOINT[16];
mbed_official 31:42176bc3c368 3848 __IO uint8_t USBCTRL; /**< USB Control register, offset: 0x100 */
mbed_official 31:42176bc3c368 3849 uint8_t RESERVED_22[3];
mbed_official 31:42176bc3c368 3850 __I uint8_t OBSERVE; /**< USB OTG Observe register, offset: 0x104 */
mbed_official 31:42176bc3c368 3851 uint8_t RESERVED_23[3];
mbed_official 31:42176bc3c368 3852 __IO uint8_t CONTROL; /**< USB OTG Control register, offset: 0x108 */
mbed_official 31:42176bc3c368 3853 uint8_t RESERVED_24[3];
mbed_official 31:42176bc3c368 3854 __IO uint8_t USBTRC0; /**< USB Transceiver Control Register 0, offset: 0x10C */
mbed_official 31:42176bc3c368 3855 } USB_Type;
mbed_official 31:42176bc3c368 3856
mbed_official 31:42176bc3c368 3857 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 3858 -- USB Register Masks
mbed_official 31:42176bc3c368 3859 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 3860
mbed_official 31:42176bc3c368 3861 /**
mbed_official 31:42176bc3c368 3862 * @addtogroup USB_Register_Masks USB Register Masks
mbed_official 31:42176bc3c368 3863 * @{
mbed_official 31:42176bc3c368 3864 */
mbed_official 31:42176bc3c368 3865
mbed_official 31:42176bc3c368 3866 /* PERID Bit Fields */
mbed_official 31:42176bc3c368 3867 #define USB_PERID_ID_MASK 0x3Fu
mbed_official 31:42176bc3c368 3868 #define USB_PERID_ID_SHIFT 0
mbed_official 31:42176bc3c368 3869 #define USB_PERID_ID(x) (((uint8_t)(((uint8_t)(x))<<USB_PERID_ID_SHIFT))&USB_PERID_ID_MASK)
mbed_official 31:42176bc3c368 3870 /* IDCOMP Bit Fields */
mbed_official 31:42176bc3c368 3871 #define USB_IDCOMP_NID_MASK 0x3Fu
mbed_official 31:42176bc3c368 3872 #define USB_IDCOMP_NID_SHIFT 0
mbed_official 31:42176bc3c368 3873 #define USB_IDCOMP_NID(x) (((uint8_t)(((uint8_t)(x))<<USB_IDCOMP_NID_SHIFT))&USB_IDCOMP_NID_MASK)
mbed_official 31:42176bc3c368 3874 /* REV Bit Fields */
mbed_official 31:42176bc3c368 3875 #define USB_REV_REV_MASK 0xFFu
mbed_official 31:42176bc3c368 3876 #define USB_REV_REV_SHIFT 0
mbed_official 31:42176bc3c368 3877 #define USB_REV_REV(x) (((uint8_t)(((uint8_t)(x))<<USB_REV_REV_SHIFT))&USB_REV_REV_MASK)
mbed_official 31:42176bc3c368 3878 /* ADDINFO Bit Fields */
mbed_official 31:42176bc3c368 3879 #define USB_ADDINFO_IEHOST_MASK 0x1u
mbed_official 31:42176bc3c368 3880 #define USB_ADDINFO_IEHOST_SHIFT 0
mbed_official 31:42176bc3c368 3881 #define USB_ADDINFO_IRQNUM_MASK 0xF8u
mbed_official 31:42176bc3c368 3882 #define USB_ADDINFO_IRQNUM_SHIFT 3
mbed_official 31:42176bc3c368 3883 #define USB_ADDINFO_IRQNUM(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDINFO_IRQNUM_SHIFT))&USB_ADDINFO_IRQNUM_MASK)
mbed_official 31:42176bc3c368 3884 /* OTGISTAT Bit Fields */
mbed_official 31:42176bc3c368 3885 #define USB_OTGISTAT_AVBUSCHG_MASK 0x1u
mbed_official 31:42176bc3c368 3886 #define USB_OTGISTAT_AVBUSCHG_SHIFT 0
mbed_official 31:42176bc3c368 3887 #define USB_OTGISTAT_B_SESS_CHG_MASK 0x4u
mbed_official 31:42176bc3c368 3888 #define USB_OTGISTAT_B_SESS_CHG_SHIFT 2
mbed_official 31:42176bc3c368 3889 #define USB_OTGISTAT_SESSVLDCHG_MASK 0x8u
mbed_official 31:42176bc3c368 3890 #define USB_OTGISTAT_SESSVLDCHG_SHIFT 3
mbed_official 31:42176bc3c368 3891 #define USB_OTGISTAT_LINE_STATE_CHG_MASK 0x20u
mbed_official 31:42176bc3c368 3892 #define USB_OTGISTAT_LINE_STATE_CHG_SHIFT 5
mbed_official 31:42176bc3c368 3893 #define USB_OTGISTAT_ONEMSEC_MASK 0x40u
mbed_official 31:42176bc3c368 3894 #define USB_OTGISTAT_ONEMSEC_SHIFT 6
mbed_official 31:42176bc3c368 3895 #define USB_OTGISTAT_IDCHG_MASK 0x80u
mbed_official 31:42176bc3c368 3896 #define USB_OTGISTAT_IDCHG_SHIFT 7
mbed_official 31:42176bc3c368 3897 /* OTGICR Bit Fields */
mbed_official 31:42176bc3c368 3898 #define USB_OTGICR_AVBUSEN_MASK 0x1u
mbed_official 31:42176bc3c368 3899 #define USB_OTGICR_AVBUSEN_SHIFT 0
mbed_official 31:42176bc3c368 3900 #define USB_OTGICR_BSESSEN_MASK 0x4u
mbed_official 31:42176bc3c368 3901 #define USB_OTGICR_BSESSEN_SHIFT 2
mbed_official 31:42176bc3c368 3902 #define USB_OTGICR_SESSVLDEN_MASK 0x8u
mbed_official 31:42176bc3c368 3903 #define USB_OTGICR_SESSVLDEN_SHIFT 3
mbed_official 31:42176bc3c368 3904 #define USB_OTGICR_LINESTATEEN_MASK 0x20u
mbed_official 31:42176bc3c368 3905 #define USB_OTGICR_LINESTATEEN_SHIFT 5
mbed_official 31:42176bc3c368 3906 #define USB_OTGICR_ONEMSECEN_MASK 0x40u
mbed_official 31:42176bc3c368 3907 #define USB_OTGICR_ONEMSECEN_SHIFT 6
mbed_official 31:42176bc3c368 3908 #define USB_OTGICR_IDEN_MASK 0x80u
mbed_official 31:42176bc3c368 3909 #define USB_OTGICR_IDEN_SHIFT 7
mbed_official 31:42176bc3c368 3910 /* OTGSTAT Bit Fields */
mbed_official 31:42176bc3c368 3911 #define USB_OTGSTAT_AVBUSVLD_MASK 0x1u
mbed_official 31:42176bc3c368 3912 #define USB_OTGSTAT_AVBUSVLD_SHIFT 0
mbed_official 31:42176bc3c368 3913 #define USB_OTGSTAT_BSESSEND_MASK 0x4u
mbed_official 31:42176bc3c368 3914 #define USB_OTGSTAT_BSESSEND_SHIFT 2
mbed_official 31:42176bc3c368 3915 #define USB_OTGSTAT_SESS_VLD_MASK 0x8u
mbed_official 31:42176bc3c368 3916 #define USB_OTGSTAT_SESS_VLD_SHIFT 3
mbed_official 31:42176bc3c368 3917 #define USB_OTGSTAT_LINESTATESTABLE_MASK 0x20u
mbed_official 31:42176bc3c368 3918 #define USB_OTGSTAT_LINESTATESTABLE_SHIFT 5
mbed_official 31:42176bc3c368 3919 #define USB_OTGSTAT_ONEMSECEN_MASK 0x40u
mbed_official 31:42176bc3c368 3920 #define USB_OTGSTAT_ONEMSECEN_SHIFT 6
mbed_official 31:42176bc3c368 3921 #define USB_OTGSTAT_ID_MASK 0x80u
mbed_official 31:42176bc3c368 3922 #define USB_OTGSTAT_ID_SHIFT 7
mbed_official 31:42176bc3c368 3923 /* OTGCTL Bit Fields */
mbed_official 31:42176bc3c368 3924 #define USB_OTGCTL_OTGEN_MASK 0x4u
mbed_official 31:42176bc3c368 3925 #define USB_OTGCTL_OTGEN_SHIFT 2
mbed_official 31:42176bc3c368 3926 #define USB_OTGCTL_DMLOW_MASK 0x10u
mbed_official 31:42176bc3c368 3927 #define USB_OTGCTL_DMLOW_SHIFT 4
mbed_official 31:42176bc3c368 3928 #define USB_OTGCTL_DPLOW_MASK 0x20u
mbed_official 31:42176bc3c368 3929 #define USB_OTGCTL_DPLOW_SHIFT 5
mbed_official 31:42176bc3c368 3930 #define USB_OTGCTL_DPHIGH_MASK 0x80u
mbed_official 31:42176bc3c368 3931 #define USB_OTGCTL_DPHIGH_SHIFT 7
mbed_official 31:42176bc3c368 3932 /* ISTAT Bit Fields */
mbed_official 31:42176bc3c368 3933 #define USB_ISTAT_USBRST_MASK 0x1u
mbed_official 31:42176bc3c368 3934 #define USB_ISTAT_USBRST_SHIFT 0
mbed_official 31:42176bc3c368 3935 #define USB_ISTAT_ERROR_MASK 0x2u
mbed_official 31:42176bc3c368 3936 #define USB_ISTAT_ERROR_SHIFT 1
mbed_official 31:42176bc3c368 3937 #define USB_ISTAT_SOFTOK_MASK 0x4u
mbed_official 31:42176bc3c368 3938 #define USB_ISTAT_SOFTOK_SHIFT 2
mbed_official 31:42176bc3c368 3939 #define USB_ISTAT_TOKDNE_MASK 0x8u
mbed_official 31:42176bc3c368 3940 #define USB_ISTAT_TOKDNE_SHIFT 3
mbed_official 31:42176bc3c368 3941 #define USB_ISTAT_SLEEP_MASK 0x10u
mbed_official 31:42176bc3c368 3942 #define USB_ISTAT_SLEEP_SHIFT 4
mbed_official 31:42176bc3c368 3943 #define USB_ISTAT_RESUME_MASK 0x20u
mbed_official 31:42176bc3c368 3944 #define USB_ISTAT_RESUME_SHIFT 5
mbed_official 31:42176bc3c368 3945 #define USB_ISTAT_ATTACH_MASK 0x40u
mbed_official 31:42176bc3c368 3946 #define USB_ISTAT_ATTACH_SHIFT 6
mbed_official 31:42176bc3c368 3947 #define USB_ISTAT_STALL_MASK 0x80u
mbed_official 31:42176bc3c368 3948 #define USB_ISTAT_STALL_SHIFT 7
mbed_official 31:42176bc3c368 3949 /* INTEN Bit Fields */
mbed_official 31:42176bc3c368 3950 #define USB_INTEN_USBRSTEN_MASK 0x1u
mbed_official 31:42176bc3c368 3951 #define USB_INTEN_USBRSTEN_SHIFT 0
mbed_official 31:42176bc3c368 3952 #define USB_INTEN_ERROREN_MASK 0x2u
mbed_official 31:42176bc3c368 3953 #define USB_INTEN_ERROREN_SHIFT 1
mbed_official 31:42176bc3c368 3954 #define USB_INTEN_SOFTOKEN_MASK 0x4u
mbed_official 31:42176bc3c368 3955 #define USB_INTEN_SOFTOKEN_SHIFT 2
mbed_official 31:42176bc3c368 3956 #define USB_INTEN_TOKDNEEN_MASK 0x8u
mbed_official 31:42176bc3c368 3957 #define USB_INTEN_TOKDNEEN_SHIFT 3
mbed_official 31:42176bc3c368 3958 #define USB_INTEN_SLEEPEN_MASK 0x10u
mbed_official 31:42176bc3c368 3959 #define USB_INTEN_SLEEPEN_SHIFT 4
mbed_official 31:42176bc3c368 3960 #define USB_INTEN_RESUMEEN_MASK 0x20u
mbed_official 31:42176bc3c368 3961 #define USB_INTEN_RESUMEEN_SHIFT 5
mbed_official 31:42176bc3c368 3962 #define USB_INTEN_ATTACHEN_MASK 0x40u
mbed_official 31:42176bc3c368 3963 #define USB_INTEN_ATTACHEN_SHIFT 6
mbed_official 31:42176bc3c368 3964 #define USB_INTEN_STALLEN_MASK 0x80u
mbed_official 31:42176bc3c368 3965 #define USB_INTEN_STALLEN_SHIFT 7
mbed_official 31:42176bc3c368 3966 /* ERRSTAT Bit Fields */
mbed_official 31:42176bc3c368 3967 #define USB_ERRSTAT_PIDERR_MASK 0x1u
mbed_official 31:42176bc3c368 3968 #define USB_ERRSTAT_PIDERR_SHIFT 0
mbed_official 31:42176bc3c368 3969 #define USB_ERRSTAT_CRC5EOF_MASK 0x2u
mbed_official 31:42176bc3c368 3970 #define USB_ERRSTAT_CRC5EOF_SHIFT 1
mbed_official 31:42176bc3c368 3971 #define USB_ERRSTAT_CRC16_MASK 0x4u
mbed_official 31:42176bc3c368 3972 #define USB_ERRSTAT_CRC16_SHIFT 2
mbed_official 31:42176bc3c368 3973 #define USB_ERRSTAT_DFN8_MASK 0x8u
mbed_official 31:42176bc3c368 3974 #define USB_ERRSTAT_DFN8_SHIFT 3
mbed_official 31:42176bc3c368 3975 #define USB_ERRSTAT_BTOERR_MASK 0x10u
mbed_official 31:42176bc3c368 3976 #define USB_ERRSTAT_BTOERR_SHIFT 4
mbed_official 31:42176bc3c368 3977 #define USB_ERRSTAT_DMAERR_MASK 0x20u
mbed_official 31:42176bc3c368 3978 #define USB_ERRSTAT_DMAERR_SHIFT 5
mbed_official 31:42176bc3c368 3979 #define USB_ERRSTAT_BTSERR_MASK 0x80u
mbed_official 31:42176bc3c368 3980 #define USB_ERRSTAT_BTSERR_SHIFT 7
mbed_official 31:42176bc3c368 3981 /* ERREN Bit Fields */
mbed_official 31:42176bc3c368 3982 #define USB_ERREN_PIDERREN_MASK 0x1u
mbed_official 31:42176bc3c368 3983 #define USB_ERREN_PIDERREN_SHIFT 0
mbed_official 31:42176bc3c368 3984 #define USB_ERREN_CRC5EOFEN_MASK 0x2u
mbed_official 31:42176bc3c368 3985 #define USB_ERREN_CRC5EOFEN_SHIFT 1
mbed_official 31:42176bc3c368 3986 #define USB_ERREN_CRC16EN_MASK 0x4u
mbed_official 31:42176bc3c368 3987 #define USB_ERREN_CRC16EN_SHIFT 2
mbed_official 31:42176bc3c368 3988 #define USB_ERREN_DFN8EN_MASK 0x8u
mbed_official 31:42176bc3c368 3989 #define USB_ERREN_DFN8EN_SHIFT 3
mbed_official 31:42176bc3c368 3990 #define USB_ERREN_BTOERREN_MASK 0x10u
mbed_official 31:42176bc3c368 3991 #define USB_ERREN_BTOERREN_SHIFT 4
mbed_official 31:42176bc3c368 3992 #define USB_ERREN_DMAERREN_MASK 0x20u
mbed_official 31:42176bc3c368 3993 #define USB_ERREN_DMAERREN_SHIFT 5
mbed_official 31:42176bc3c368 3994 #define USB_ERREN_BTSERREN_MASK 0x80u
mbed_official 31:42176bc3c368 3995 #define USB_ERREN_BTSERREN_SHIFT 7
mbed_official 31:42176bc3c368 3996 /* STAT Bit Fields */
mbed_official 31:42176bc3c368 3997 #define USB_STAT_ODD_MASK 0x4u
mbed_official 31:42176bc3c368 3998 #define USB_STAT_ODD_SHIFT 2
mbed_official 31:42176bc3c368 3999 #define USB_STAT_TX_MASK 0x8u
mbed_official 31:42176bc3c368 4000 #define USB_STAT_TX_SHIFT 3
mbed_official 31:42176bc3c368 4001 #define USB_STAT_ENDP_MASK 0xF0u
mbed_official 31:42176bc3c368 4002 #define USB_STAT_ENDP_SHIFT 4
mbed_official 31:42176bc3c368 4003 #define USB_STAT_ENDP(x) (((uint8_t)(((uint8_t)(x))<<USB_STAT_ENDP_SHIFT))&USB_STAT_ENDP_MASK)
mbed_official 31:42176bc3c368 4004 /* CTL Bit Fields */
mbed_official 31:42176bc3c368 4005 #define USB_CTL_USBENSOFEN_MASK 0x1u
mbed_official 31:42176bc3c368 4006 #define USB_CTL_USBENSOFEN_SHIFT 0
mbed_official 31:42176bc3c368 4007 #define USB_CTL_ODDRST_MASK 0x2u
mbed_official 31:42176bc3c368 4008 #define USB_CTL_ODDRST_SHIFT 1
mbed_official 31:42176bc3c368 4009 #define USB_CTL_RESUME_MASK 0x4u
mbed_official 31:42176bc3c368 4010 #define USB_CTL_RESUME_SHIFT 2
mbed_official 31:42176bc3c368 4011 #define USB_CTL_HOSTMODEEN_MASK 0x8u
mbed_official 31:42176bc3c368 4012 #define USB_CTL_HOSTMODEEN_SHIFT 3
mbed_official 31:42176bc3c368 4013 #define USB_CTL_RESET_MASK 0x10u
mbed_official 31:42176bc3c368 4014 #define USB_CTL_RESET_SHIFT 4
mbed_official 31:42176bc3c368 4015 #define USB_CTL_TXSUSPENDTOKENBUSY_MASK 0x20u
mbed_official 31:42176bc3c368 4016 #define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT 5
mbed_official 31:42176bc3c368 4017 #define USB_CTL_SE0_MASK 0x40u
mbed_official 31:42176bc3c368 4018 #define USB_CTL_SE0_SHIFT 6
mbed_official 31:42176bc3c368 4019 #define USB_CTL_JSTATE_MASK 0x80u
mbed_official 31:42176bc3c368 4020 #define USB_CTL_JSTATE_SHIFT 7
mbed_official 31:42176bc3c368 4021 /* ADDR Bit Fields */
mbed_official 31:42176bc3c368 4022 #define USB_ADDR_ADDR_MASK 0x7Fu
mbed_official 31:42176bc3c368 4023 #define USB_ADDR_ADDR_SHIFT 0
mbed_official 31:42176bc3c368 4024 #define USB_ADDR_ADDR(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDR_ADDR_SHIFT))&USB_ADDR_ADDR_MASK)
mbed_official 31:42176bc3c368 4025 #define USB_ADDR_LSEN_MASK 0x80u
mbed_official 31:42176bc3c368 4026 #define USB_ADDR_LSEN_SHIFT 7
mbed_official 31:42176bc3c368 4027 /* BDTPAGE1 Bit Fields */
mbed_official 31:42176bc3c368 4028 #define USB_BDTPAGE1_BDTBA_MASK 0xFEu
mbed_official 31:42176bc3c368 4029 #define USB_BDTPAGE1_BDTBA_SHIFT 1
mbed_official 31:42176bc3c368 4030 #define USB_BDTPAGE1_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE1_BDTBA_SHIFT))&USB_BDTPAGE1_BDTBA_MASK)
mbed_official 31:42176bc3c368 4031 /* FRMNUML Bit Fields */
mbed_official 31:42176bc3c368 4032 #define USB_FRMNUML_FRM_MASK 0xFFu
mbed_official 31:42176bc3c368 4033 #define USB_FRMNUML_FRM_SHIFT 0
mbed_official 31:42176bc3c368 4034 #define USB_FRMNUML_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUML_FRM_SHIFT))&USB_FRMNUML_FRM_MASK)
mbed_official 31:42176bc3c368 4035 /* FRMNUMH Bit Fields */
mbed_official 31:42176bc3c368 4036 #define USB_FRMNUMH_FRM_MASK 0x7u
mbed_official 31:42176bc3c368 4037 #define USB_FRMNUMH_FRM_SHIFT 0
mbed_official 31:42176bc3c368 4038 #define USB_FRMNUMH_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUMH_FRM_SHIFT))&USB_FRMNUMH_FRM_MASK)
mbed_official 31:42176bc3c368 4039 /* TOKEN Bit Fields */
mbed_official 31:42176bc3c368 4040 #define USB_TOKEN_TOKENENDPT_MASK 0xFu
mbed_official 31:42176bc3c368 4041 #define USB_TOKEN_TOKENENDPT_SHIFT 0
mbed_official 31:42176bc3c368 4042 #define USB_TOKEN_TOKENENDPT(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENENDPT_SHIFT))&USB_TOKEN_TOKENENDPT_MASK)
mbed_official 31:42176bc3c368 4043 #define USB_TOKEN_TOKENPID_MASK 0xF0u
mbed_official 31:42176bc3c368 4044 #define USB_TOKEN_TOKENPID_SHIFT 4
mbed_official 31:42176bc3c368 4045 #define USB_TOKEN_TOKENPID(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENPID_SHIFT))&USB_TOKEN_TOKENPID_MASK)
mbed_official 31:42176bc3c368 4046 /* SOFTHLD Bit Fields */
mbed_official 31:42176bc3c368 4047 #define USB_SOFTHLD_CNT_MASK 0xFFu
mbed_official 31:42176bc3c368 4048 #define USB_SOFTHLD_CNT_SHIFT 0
mbed_official 31:42176bc3c368 4049 #define USB_SOFTHLD_CNT(x) (((uint8_t)(((uint8_t)(x))<<USB_SOFTHLD_CNT_SHIFT))&USB_SOFTHLD_CNT_MASK)
mbed_official 31:42176bc3c368 4050 /* BDTPAGE2 Bit Fields */
mbed_official 31:42176bc3c368 4051 #define USB_BDTPAGE2_BDTBA_MASK 0xFFu
mbed_official 31:42176bc3c368 4052 #define USB_BDTPAGE2_BDTBA_SHIFT 0
mbed_official 31:42176bc3c368 4053 #define USB_BDTPAGE2_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE2_BDTBA_SHIFT))&USB_BDTPAGE2_BDTBA_MASK)
mbed_official 31:42176bc3c368 4054 /* BDTPAGE3 Bit Fields */
mbed_official 31:42176bc3c368 4055 #define USB_BDTPAGE3_BDTBA_MASK 0xFFu
mbed_official 31:42176bc3c368 4056 #define USB_BDTPAGE3_BDTBA_SHIFT 0
mbed_official 31:42176bc3c368 4057 #define USB_BDTPAGE3_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE3_BDTBA_SHIFT))&USB_BDTPAGE3_BDTBA_MASK)
mbed_official 31:42176bc3c368 4058 /* ENDPT Bit Fields */
mbed_official 31:42176bc3c368 4059 #define USB_ENDPT_EPHSHK_MASK 0x1u
mbed_official 31:42176bc3c368 4060 #define USB_ENDPT_EPHSHK_SHIFT 0
mbed_official 31:42176bc3c368 4061 #define USB_ENDPT_EPSTALL_MASK 0x2u
mbed_official 31:42176bc3c368 4062 #define USB_ENDPT_EPSTALL_SHIFT 1
mbed_official 31:42176bc3c368 4063 #define USB_ENDPT_EPTXEN_MASK 0x4u
mbed_official 31:42176bc3c368 4064 #define USB_ENDPT_EPTXEN_SHIFT 2
mbed_official 31:42176bc3c368 4065 #define USB_ENDPT_EPRXEN_MASK 0x8u
mbed_official 31:42176bc3c368 4066 #define USB_ENDPT_EPRXEN_SHIFT 3
mbed_official 31:42176bc3c368 4067 #define USB_ENDPT_EPCTLDIS_MASK 0x10u
mbed_official 31:42176bc3c368 4068 #define USB_ENDPT_EPCTLDIS_SHIFT 4
mbed_official 31:42176bc3c368 4069 #define USB_ENDPT_RETRYDIS_MASK 0x40u
mbed_official 31:42176bc3c368 4070 #define USB_ENDPT_RETRYDIS_SHIFT 6
mbed_official 31:42176bc3c368 4071 #define USB_ENDPT_HOSTWOHUB_MASK 0x80u
mbed_official 31:42176bc3c368 4072 #define USB_ENDPT_HOSTWOHUB_SHIFT 7
mbed_official 31:42176bc3c368 4073 /* USBCTRL Bit Fields */
mbed_official 31:42176bc3c368 4074 #define USB_USBCTRL_PDE_MASK 0x40u
mbed_official 31:42176bc3c368 4075 #define USB_USBCTRL_PDE_SHIFT 6
mbed_official 31:42176bc3c368 4076 #define USB_USBCTRL_SUSP_MASK 0x80u
mbed_official 31:42176bc3c368 4077 #define USB_USBCTRL_SUSP_SHIFT 7
mbed_official 31:42176bc3c368 4078 /* OBSERVE Bit Fields */
mbed_official 31:42176bc3c368 4079 #define USB_OBSERVE_DMPD_MASK 0x10u
mbed_official 31:42176bc3c368 4080 #define USB_OBSERVE_DMPD_SHIFT 4
mbed_official 31:42176bc3c368 4081 #define USB_OBSERVE_DPPD_MASK 0x40u
mbed_official 31:42176bc3c368 4082 #define USB_OBSERVE_DPPD_SHIFT 6
mbed_official 31:42176bc3c368 4083 #define USB_OBSERVE_DPPU_MASK 0x80u
mbed_official 31:42176bc3c368 4084 #define USB_OBSERVE_DPPU_SHIFT 7
mbed_official 31:42176bc3c368 4085 /* CONTROL Bit Fields */
mbed_official 31:42176bc3c368 4086 #define USB_CONTROL_DPPULLUPNONOTG_MASK 0x10u
mbed_official 31:42176bc3c368 4087 #define USB_CONTROL_DPPULLUPNONOTG_SHIFT 4
mbed_official 31:42176bc3c368 4088 /* USBTRC0 Bit Fields */
mbed_official 31:42176bc3c368 4089 #define USB_USBTRC0_USB_RESUME_INT_MASK 0x1u
mbed_official 31:42176bc3c368 4090 #define USB_USBTRC0_USB_RESUME_INT_SHIFT 0
mbed_official 31:42176bc3c368 4091 #define USB_USBTRC0_SYNC_DET_MASK 0x2u
mbed_official 31:42176bc3c368 4092 #define USB_USBTRC0_SYNC_DET_SHIFT 1
mbed_official 31:42176bc3c368 4093 #define USB_USBTRC0_USBRESMEN_MASK 0x20u
mbed_official 31:42176bc3c368 4094 #define USB_USBTRC0_USBRESMEN_SHIFT 5
mbed_official 31:42176bc3c368 4095 #define USB_USBTRC0_USBRESET_MASK 0x80u
mbed_official 31:42176bc3c368 4096 #define USB_USBTRC0_USBRESET_SHIFT 7
mbed_official 31:42176bc3c368 4097
mbed_official 31:42176bc3c368 4098 /**
mbed_official 31:42176bc3c368 4099 * @}
mbed_official 31:42176bc3c368 4100 */ /* end of group USB_Register_Masks */
mbed_official 31:42176bc3c368 4101
mbed_official 31:42176bc3c368 4102
mbed_official 31:42176bc3c368 4103 /* USB - Peripheral instance base addresses */
mbed_official 31:42176bc3c368 4104 /** Peripheral USB0 base address */
mbed_official 31:42176bc3c368 4105 #define USB0_BASE (0x40072000u)
mbed_official 31:42176bc3c368 4106 /** Peripheral USB0 base pointer */
mbed_official 31:42176bc3c368 4107 #define USB0 ((USB_Type *)USB0_BASE)
mbed_official 31:42176bc3c368 4108 /** Array initializer of USB peripheral base pointers */
mbed_official 31:42176bc3c368 4109 #define USB_BASES { USB0 }
mbed_official 31:42176bc3c368 4110
mbed_official 31:42176bc3c368 4111 /**
mbed_official 31:42176bc3c368 4112 * @}
mbed_official 31:42176bc3c368 4113 */ /* end of group USB_Peripheral_Access_Layer */
mbed_official 31:42176bc3c368 4114
mbed_official 31:42176bc3c368 4115
mbed_official 31:42176bc3c368 4116 /*
mbed_official 31:42176bc3c368 4117 ** End of section using anonymous unions
mbed_official 31:42176bc3c368 4118 */
mbed_official 31:42176bc3c368 4119
mbed_official 31:42176bc3c368 4120 #if defined(__ARMCC_VERSION)
mbed_official 31:42176bc3c368 4121 #pragma pop
mbed_official 31:42176bc3c368 4122 #elif defined(__CWCC__)
mbed_official 31:42176bc3c368 4123 #pragma pop
mbed_official 31:42176bc3c368 4124 #elif defined(__GNUC__)
mbed_official 31:42176bc3c368 4125 /* leave anonymous unions enabled */
mbed_official 31:42176bc3c368 4126 #elif defined(__IAR_SYSTEMS_ICC__)
mbed_official 31:42176bc3c368 4127 #pragma language=default
mbed_official 31:42176bc3c368 4128 #else
mbed_official 31:42176bc3c368 4129 #error Not supported compiler type
mbed_official 31:42176bc3c368 4130 #endif
mbed_official 31:42176bc3c368 4131
mbed_official 31:42176bc3c368 4132 /**
mbed_official 31:42176bc3c368 4133 * @}
mbed_official 31:42176bc3c368 4134 */ /* end of group Peripheral_access_layer */
mbed_official 31:42176bc3c368 4135
mbed_official 31:42176bc3c368 4136
mbed_official 31:42176bc3c368 4137 /* ----------------------------------------------------------------------------
mbed_official 31:42176bc3c368 4138 -- Backward Compatibility
mbed_official 31:42176bc3c368 4139 ---------------------------------------------------------------------------- */
mbed_official 31:42176bc3c368 4140
mbed_official 31:42176bc3c368 4141 /**
mbed_official 31:42176bc3c368 4142 * @addtogroup Backward_Compatibility_Symbols Backward Compatibility
mbed_official 31:42176bc3c368 4143 * @{
mbed_official 31:42176bc3c368 4144 */
mbed_official 31:42176bc3c368 4145
mbed_official 31:42176bc3c368 4146 /* No backward compatibility issues. */
mbed_official 31:42176bc3c368 4147
mbed_official 31:42176bc3c368 4148 /**
mbed_official 31:42176bc3c368 4149 * @}
mbed_official 31:42176bc3c368 4150 */ /* end of group Backward_Compatibility_Symbols */
mbed_official 31:42176bc3c368 4151
mbed_official 31:42176bc3c368 4152
mbed_official 31:42176bc3c368 4153 #endif /* #if !defined(MKL46Z4_H_) */
mbed_official 31:42176bc3c368 4154
mbed_official 31:42176bc3c368 4155 /* MKL46Z4.h, eof. */