mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

LPC1768/core_cm3.h@46:890817bdcffb, 2012-11-26 (annotated)

Committer:
emimon01
Date:
Mon Nov 26 10:13:56 2012 +0000
Revision:
46:890817bdcffb
Parent:
40:976df7c37ad5 
Update CMSIS-CORE to v3.02

Who changed what in which revision?

UserRevisionLine numberNew contents of line
emilmont 40:976df7c37ad5 1 /**************************************************************************//**
emilmont 40:976df7c37ad5 2 * @file core_cm3.h
emilmont 40:976df7c37ad5 3 * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File
emimon01 46:890817bdcffb 4 * @version V3.02
emimon01 46:890817bdcffb 5 * @date 16. July 2012
emilmont 40:976df7c37ad5 6 *
emilmont 40:976df7c37ad5 7 * @note
emilmont 40:976df7c37ad5 8 * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
emilmont 40:976df7c37ad5 9 *
emilmont 40:976df7c37ad5 10 * @par
emilmont 40:976df7c37ad5 11 * ARM Limited (ARM) is supplying this software for use with Cortex-M
emilmont 40:976df7c37ad5 12 * processor based microcontrollers. This file can be freely distributed
emilmont 40:976df7c37ad5 13 * within development tools that are supporting such ARM based processors.
emilmont 40:976df7c37ad5 14 *
emilmont 40:976df7c37ad5 15 * @par
emilmont 40:976df7c37ad5 16 * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
emilmont 40:976df7c37ad5 17 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
emilmont 40:976df7c37ad5 18 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
emilmont 40:976df7c37ad5 19 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
emilmont 40:976df7c37ad5 20 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
emilmont 40:976df7c37ad5 21 *
emilmont 40:976df7c37ad5 22 ******************************************************************************/
emilmont 40:976df7c37ad5 23 #if defined ( __ICCARM__ )
emilmont 40:976df7c37ad5 24 #pragma system_include /* treat file as system include file for MISRA check */
emilmont 40:976df7c37ad5 25 #endif
emilmont 40:976df7c37ad5 26
emilmont 40:976df7c37ad5 27 #ifdef __cplusplus
emilmont 40:976df7c37ad5 28 extern "C" {
emilmont 40:976df7c37ad5 29 #endif
emilmont 40:976df7c37ad5 30
emilmont 40:976df7c37ad5 31 #ifndef __CORE_CM3_H_GENERIC
emilmont 40:976df7c37ad5 32 #define __CORE_CM3_H_GENERIC
emilmont 40:976df7c37ad5 33
emilmont 40:976df7c37ad5 34 /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
emilmont 40:976df7c37ad5 35 CMSIS violates the following MISRA-C:2004 rules:
emilmont 40:976df7c37ad5 36
emilmont 40:976df7c37ad5 37 \li Required Rule 8.5, object/function definition in header file.<br>
emilmont 40:976df7c37ad5 38 Function definitions in header files are used to allow 'inlining'.
emilmont 40:976df7c37ad5 39
emilmont 40:976df7c37ad5 40 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
emilmont 40:976df7c37ad5 41 Unions are used for effective representation of core registers.
emilmont 40:976df7c37ad5 42
emilmont 40:976df7c37ad5 43 \li Advisory Rule 19.7, Function-like macro defined.<br>
emilmont 40:976df7c37ad5 44 Function-like macros are used to allow more efficient code.
emilmont 40:976df7c37ad5 45 */
emilmont 40:976df7c37ad5 46
emilmont 40:976df7c37ad5 47
emilmont 40:976df7c37ad5 48 /*******************************************************************************
emilmont 40:976df7c37ad5 49 * CMSIS definitions
emilmont 40:976df7c37ad5 50 ******************************************************************************/
emilmont 40:976df7c37ad5 51 /** \ingroup Cortex_M3
emilmont 40:976df7c37ad5 52 @{
emilmont 40:976df7c37ad5 53 */
emilmont 40:976df7c37ad5 54
emilmont 40:976df7c37ad5 55 /* CMSIS CM3 definitions */
emilmont 40:976df7c37ad5 56 #define __CM3_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */
emilmont 40:976df7c37ad5 57 #define __CM3_CMSIS_VERSION_SUB (0x01) /*!< [15:0] CMSIS HAL sub version */
emilmont 40:976df7c37ad5 58 #define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) | \
emilmont 40:976df7c37ad5 59 __CM3_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */
emilmont 40:976df7c37ad5 60
emilmont 40:976df7c37ad5 61 #define __CORTEX_M (0x03) /*!< Cortex-M Core */
emilmont 40:976df7c37ad5 62
emilmont 40:976df7c37ad5 63
emilmont 40:976df7c37ad5 64 #if defined ( __CC_ARM )
emilmont 40:976df7c37ad5 65 #define __ASM __asm /*!< asm keyword for ARM Compiler */
emilmont 40:976df7c37ad5 66 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
emilmont 40:976df7c37ad5 67 #define __STATIC_INLINE static __inline
emilmont 40:976df7c37ad5 68
emilmont 40:976df7c37ad5 69 #elif defined ( __ICCARM__ )
emilmont 40:976df7c37ad5 70 #define __ASM __asm /*!< asm keyword for IAR Compiler */
emilmont 40:976df7c37ad5 71 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
emilmont 40:976df7c37ad5 72 #define __STATIC_INLINE static inline
emilmont 40:976df7c37ad5 73
emilmont 40:976df7c37ad5 74 #elif defined ( __TMS470__ )
emilmont 40:976df7c37ad5 75 #define __ASM __asm /*!< asm keyword for TI CCS Compiler */
emilmont 40:976df7c37ad5 76 #define __STATIC_INLINE static inline
emilmont 40:976df7c37ad5 77
emilmont 40:976df7c37ad5 78 #elif defined ( __GNUC__ )
emilmont 40:976df7c37ad5 79 #define __ASM __asm /*!< asm keyword for GNU Compiler */
emilmont 40:976df7c37ad5 80 #define __INLINE inline /*!< inline keyword for GNU Compiler */
emilmont 40:976df7c37ad5 81 #define __STATIC_INLINE static inline
emilmont 40:976df7c37ad5 82
emilmont 40:976df7c37ad5 83 #elif defined ( __TASKING__ )
emilmont 40:976df7c37ad5 84 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
emilmont 40:976df7c37ad5 85 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
emilmont 40:976df7c37ad5 86 #define __STATIC_INLINE static inline
emilmont 40:976df7c37ad5 87
emilmont 40:976df7c37ad5 88 #endif
emilmont 40:976df7c37ad5 89
emilmont 40:976df7c37ad5 90 /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
emilmont 40:976df7c37ad5 91 */
emilmont 40:976df7c37ad5 92 #define __FPU_USED 0
emilmont 40:976df7c37ad5 93
emilmont 40:976df7c37ad5 94 #if defined ( __CC_ARM )
emilmont 40:976df7c37ad5 95 #if defined __TARGET_FPU_VFP
emilmont 40:976df7c37ad5 96 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont 40:976df7c37ad5 97 #endif
emilmont 40:976df7c37ad5 98
emilmont 40:976df7c37ad5 99 #elif defined ( __ICCARM__ )
emilmont 40:976df7c37ad5 100 #if defined __ARMVFP__
emilmont 40:976df7c37ad5 101 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont 40:976df7c37ad5 102 #endif
emilmont 40:976df7c37ad5 103
emilmont 40:976df7c37ad5 104 #elif defined ( __TMS470__ )
emilmont 40:976df7c37ad5 105 #if defined __TI__VFP_SUPPORT____
emilmont 40:976df7c37ad5 106 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont 40:976df7c37ad5 107 #endif
emilmont 40:976df7c37ad5 108
emilmont 40:976df7c37ad5 109 #elif defined ( __GNUC__ )
emilmont 40:976df7c37ad5 110 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
emilmont 40:976df7c37ad5 111 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emilmont 40:976df7c37ad5 112 #endif
emilmont 40:976df7c37ad5 113
emilmont 40:976df7c37ad5 114 #elif defined ( __TASKING__ )
emimon01 46:890817bdcffb 115 #if defined __FPU_VFP__
emimon01 46:890817bdcffb 116 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
emimon01 46:890817bdcffb 117 #endif
emilmont 40:976df7c37ad5 118 #endif
emilmont 40:976df7c37ad5 119
emilmont 40:976df7c37ad5 120 #include <stdint.h> /* standard types definitions */
emilmont 40:976df7c37ad5 121 #include <core_cmInstr.h> /* Core Instruction Access */
emilmont 40:976df7c37ad5 122 #include <core_cmFunc.h> /* Core Function Access */
emilmont 40:976df7c37ad5 123
emilmont 40:976df7c37ad5 124 #endif /* __CORE_CM3_H_GENERIC */
emilmont 40:976df7c37ad5 125
emilmont 40:976df7c37ad5 126 #ifndef __CMSIS_GENERIC
emilmont 40:976df7c37ad5 127
emilmont 40:976df7c37ad5 128 #ifndef __CORE_CM3_H_DEPENDANT
emilmont 40:976df7c37ad5 129 #define __CORE_CM3_H_DEPENDANT
emilmont 40:976df7c37ad5 130
emilmont 40:976df7c37ad5 131 /* check device defines and use defaults */
emilmont 40:976df7c37ad5 132 #if defined __CHECK_DEVICE_DEFINES
emilmont 40:976df7c37ad5 133 #ifndef __CM3_REV
emilmont 40:976df7c37ad5 134 #define __CM3_REV 0x0200
emilmont 40:976df7c37ad5 135 #warning "__CM3_REV not defined in device header file; using default!"
emilmont 40:976df7c37ad5 136 #endif
emilmont 40:976df7c37ad5 137
emilmont 40:976df7c37ad5 138 #ifndef __MPU_PRESENT
emilmont 40:976df7c37ad5 139 #define __MPU_PRESENT 0
emilmont 40:976df7c37ad5 140 #warning "__MPU_PRESENT not defined in device header file; using default!"
emilmont 40:976df7c37ad5 141 #endif
emilmont 40:976df7c37ad5 142
emilmont 40:976df7c37ad5 143 #ifndef __NVIC_PRIO_BITS
emilmont 40:976df7c37ad5 144 #define __NVIC_PRIO_BITS 4
emilmont 40:976df7c37ad5 145 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
emilmont 40:976df7c37ad5 146 #endif
emilmont 40:976df7c37ad5 147
emilmont 40:976df7c37ad5 148 #ifndef __Vendor_SysTickConfig
emilmont 40:976df7c37ad5 149 #define __Vendor_SysTickConfig 0
emilmont 40:976df7c37ad5 150 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
emilmont 40:976df7c37ad5 151 #endif
emilmont 40:976df7c37ad5 152 #endif
emilmont 40:976df7c37ad5 153
emilmont 40:976df7c37ad5 154 /* IO definitions (access restrictions to peripheral registers) */
emilmont 40:976df7c37ad5 155 /**
emilmont 40:976df7c37ad5 156 \defgroup CMSIS_glob_defs CMSIS Global Defines
emilmont 40:976df7c37ad5 157
emilmont 40:976df7c37ad5 158 <strong>IO Type Qualifiers</strong> are used
emilmont 40:976df7c37ad5 159 \li to specify the access to peripheral variables.
emilmont 40:976df7c37ad5 160 \li for automatic generation of peripheral register debug information.
emilmont 40:976df7c37ad5 161 */
emilmont 40:976df7c37ad5 162 #ifdef __cplusplus
emilmont 40:976df7c37ad5 163 #define __I volatile /*!< Defines 'read only' permissions */
emilmont 40:976df7c37ad5 164 #else
emilmont 40:976df7c37ad5 165 #define __I volatile const /*!< Defines 'read only' permissions */
emilmont 40:976df7c37ad5 166 #endif
emilmont 40:976df7c37ad5 167 #define __O volatile /*!< Defines 'write only' permissions */
emilmont 40:976df7c37ad5 168 #define __IO volatile /*!< Defines 'read / write' permissions */
emilmont 40:976df7c37ad5 169
emilmont 40:976df7c37ad5 170 /*@} end of group Cortex_M3 */
emilmont 40:976df7c37ad5 171
emilmont 40:976df7c37ad5 172
emilmont 40:976df7c37ad5 173
emilmont 40:976df7c37ad5 174 /*******************************************************************************
emilmont 40:976df7c37ad5 175 * Register Abstraction
emilmont 40:976df7c37ad5 176 Core Register contain:
emilmont 40:976df7c37ad5 177 - Core Register
emilmont 40:976df7c37ad5 178 - Core NVIC Register
emilmont 40:976df7c37ad5 179 - Core SCB Register
emilmont 40:976df7c37ad5 180 - Core SysTick Register
emilmont 40:976df7c37ad5 181 - Core Debug Register
emilmont 40:976df7c37ad5 182 - Core MPU Register
emilmont 40:976df7c37ad5 183 ******************************************************************************/
emilmont 40:976df7c37ad5 184 /** \defgroup CMSIS_core_register Defines and Type Definitions
emilmont 40:976df7c37ad5 185 \brief Type definitions and defines for Cortex-M processor based devices.
emilmont 40:976df7c37ad5 186 */
emilmont 40:976df7c37ad5 187
emilmont 40:976df7c37ad5 188 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 189 \defgroup CMSIS_CORE Status and Control Registers
emilmont 40:976df7c37ad5 190 \brief Core Register type definitions.
emilmont 40:976df7c37ad5 191 @{
emilmont 40:976df7c37ad5 192 */
emilmont 40:976df7c37ad5 193
emilmont 40:976df7c37ad5 194 /** \brief Union type to access the Application Program Status Register (APSR).
emilmont 40:976df7c37ad5 195 */
emilmont 40:976df7c37ad5 196 typedef union
emilmont 40:976df7c37ad5 197 {
emilmont 40:976df7c37ad5 198 struct
emilmont 40:976df7c37ad5 199 {
emilmont 40:976df7c37ad5 200 #if (__CORTEX_M != 0x04)
emilmont 40:976df7c37ad5 201 uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */
emilmont 40:976df7c37ad5 202 #else
emilmont 40:976df7c37ad5 203 uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */
emilmont 40:976df7c37ad5 204 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
emilmont 40:976df7c37ad5 205 uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */
emilmont 40:976df7c37ad5 206 #endif
emilmont 40:976df7c37ad5 207 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
emilmont 40:976df7c37ad5 208 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
emilmont 40:976df7c37ad5 209 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
emilmont 40:976df7c37ad5 210 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
emilmont 40:976df7c37ad5 211 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
emilmont 40:976df7c37ad5 212 } b; /*!< Structure used for bit access */
emilmont 40:976df7c37ad5 213 uint32_t w; /*!< Type used for word access */
emilmont 40:976df7c37ad5 214 } APSR_Type;
emilmont 40:976df7c37ad5 215
emilmont 40:976df7c37ad5 216
emilmont 40:976df7c37ad5 217 /** \brief Union type to access the Interrupt Program Status Register (IPSR).
emilmont 40:976df7c37ad5 218 */
emilmont 40:976df7c37ad5 219 typedef union
emilmont 40:976df7c37ad5 220 {
emilmont 40:976df7c37ad5 221 struct
emilmont 40:976df7c37ad5 222 {
emilmont 40:976df7c37ad5 223 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
emilmont 40:976df7c37ad5 224 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
emilmont 40:976df7c37ad5 225 } b; /*!< Structure used for bit access */
emilmont 40:976df7c37ad5 226 uint32_t w; /*!< Type used for word access */
emilmont 40:976df7c37ad5 227 } IPSR_Type;
emilmont 40:976df7c37ad5 228
emilmont 40:976df7c37ad5 229
emilmont 40:976df7c37ad5 230 /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
emilmont 40:976df7c37ad5 231 */
emilmont 40:976df7c37ad5 232 typedef union
emilmont 40:976df7c37ad5 233 {
emilmont 40:976df7c37ad5 234 struct
emilmont 40:976df7c37ad5 235 {
emilmont 40:976df7c37ad5 236 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
emilmont 40:976df7c37ad5 237 #if (__CORTEX_M != 0x04)
emilmont 40:976df7c37ad5 238 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
emilmont 40:976df7c37ad5 239 #else
emilmont 40:976df7c37ad5 240 uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */
emilmont 40:976df7c37ad5 241 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
emilmont 40:976df7c37ad5 242 uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */
emilmont 40:976df7c37ad5 243 #endif
emilmont 40:976df7c37ad5 244 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
emilmont 40:976df7c37ad5 245 uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */
emilmont 40:976df7c37ad5 246 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
emilmont 40:976df7c37ad5 247 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
emilmont 40:976df7c37ad5 248 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
emilmont 40:976df7c37ad5 249 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
emilmont 40:976df7c37ad5 250 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
emilmont 40:976df7c37ad5 251 } b; /*!< Structure used for bit access */
emilmont 40:976df7c37ad5 252 uint32_t w; /*!< Type used for word access */
emilmont 40:976df7c37ad5 253 } xPSR_Type;
emilmont 40:976df7c37ad5 254
emilmont 40:976df7c37ad5 255
emilmont 40:976df7c37ad5 256 /** \brief Union type to access the Control Registers (CONTROL).
emilmont 40:976df7c37ad5 257 */
emilmont 40:976df7c37ad5 258 typedef union
emilmont 40:976df7c37ad5 259 {
emilmont 40:976df7c37ad5 260 struct
emilmont 40:976df7c37ad5 261 {
emilmont 40:976df7c37ad5 262 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
emilmont 40:976df7c37ad5 263 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
emilmont 40:976df7c37ad5 264 uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */
emilmont 40:976df7c37ad5 265 uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */
emilmont 40:976df7c37ad5 266 } b; /*!< Structure used for bit access */
emilmont 40:976df7c37ad5 267 uint32_t w; /*!< Type used for word access */
emilmont 40:976df7c37ad5 268 } CONTROL_Type;
emilmont 40:976df7c37ad5 269
emilmont 40:976df7c37ad5 270 /*@} end of group CMSIS_CORE */
emilmont 40:976df7c37ad5 271
emilmont 40:976df7c37ad5 272
emilmont 40:976df7c37ad5 273 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 274 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
emilmont 40:976df7c37ad5 275 \brief Type definitions for the NVIC Registers
emilmont 40:976df7c37ad5 276 @{
emilmont 40:976df7c37ad5 277 */
emilmont 40:976df7c37ad5 278
emilmont 40:976df7c37ad5 279 /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
emilmont 40:976df7c37ad5 280 */
emilmont 40:976df7c37ad5 281 typedef struct
emilmont 40:976df7c37ad5 282 {
emilmont 40:976df7c37ad5 283 __IO uint32_t ISER[8]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
emilmont 40:976df7c37ad5 284 uint32_t RESERVED0[24];
emilmont 40:976df7c37ad5 285 __IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
emilmont 40:976df7c37ad5 286 uint32_t RSERVED1[24];
emilmont 40:976df7c37ad5 287 __IO uint32_t ISPR[8]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
emilmont 40:976df7c37ad5 288 uint32_t RESERVED2[24];
emilmont 40:976df7c37ad5 289 __IO uint32_t ICPR[8]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
emilmont 40:976df7c37ad5 290 uint32_t RESERVED3[24];
emilmont 40:976df7c37ad5 291 __IO uint32_t IABR[8]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */
emilmont 40:976df7c37ad5 292 uint32_t RESERVED4[56];
emilmont 40:976df7c37ad5 293 __IO uint8_t IP[240]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */
emilmont 40:976df7c37ad5 294 uint32_t RESERVED5[644];
emilmont 40:976df7c37ad5 295 __O uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */
emilmont 40:976df7c37ad5 296 } NVIC_Type;
emilmont 40:976df7c37ad5 297
emilmont 40:976df7c37ad5 298 /* Software Triggered Interrupt Register Definitions */
emilmont 40:976df7c37ad5 299 #define NVIC_STIR_INTID_Pos 0 /*!< STIR: INTLINESNUM Position */
emilmont 40:976df7c37ad5 300 #define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /*!< STIR: INTLINESNUM Mask */
emilmont 40:976df7c37ad5 301
emilmont 40:976df7c37ad5 302 /*@} end of group CMSIS_NVIC */
emilmont 40:976df7c37ad5 303
emilmont 40:976df7c37ad5 304
emilmont 40:976df7c37ad5 305 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 306 \defgroup CMSIS_SCB System Control Block (SCB)
emilmont 40:976df7c37ad5 307 \brief Type definitions for the System Control Block Registers
emilmont 40:976df7c37ad5 308 @{
emilmont 40:976df7c37ad5 309 */
emilmont 40:976df7c37ad5 310
emilmont 40:976df7c37ad5 311 /** \brief Structure type to access the System Control Block (SCB).
emilmont 40:976df7c37ad5 312 */
emilmont 40:976df7c37ad5 313 typedef struct
emilmont 40:976df7c37ad5 314 {
emilmont 40:976df7c37ad5 315 __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
emilmont 40:976df7c37ad5 316 __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
emilmont 40:976df7c37ad5 317 __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */
emilmont 40:976df7c37ad5 318 __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
emilmont 40:976df7c37ad5 319 __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
emilmont 40:976df7c37ad5 320 __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
emilmont 40:976df7c37ad5 321 __IO uint8_t SHP[12]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */
emilmont 40:976df7c37ad5 322 __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
emilmont 40:976df7c37ad5 323 __IO uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */
emilmont 40:976df7c37ad5 324 __IO uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */
emilmont 40:976df7c37ad5 325 __IO uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */
emilmont 40:976df7c37ad5 326 __IO uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */
emilmont 40:976df7c37ad5 327 __IO uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */
emilmont 40:976df7c37ad5 328 __IO uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */
emilmont 40:976df7c37ad5 329 __I uint32_t PFR[2]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */
emilmont 40:976df7c37ad5 330 __I uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */
emilmont 40:976df7c37ad5 331 __I uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */
emilmont 40:976df7c37ad5 332 __I uint32_t MMFR[4]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */
emilmont 40:976df7c37ad5 333 __I uint32_t ISAR[5]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */
emilmont 40:976df7c37ad5 334 uint32_t RESERVED0[5];
emilmont 40:976df7c37ad5 335 __IO uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */
emilmont 40:976df7c37ad5 336 } SCB_Type;
emilmont 40:976df7c37ad5 337
emilmont 40:976df7c37ad5 338 /* SCB CPUID Register Definitions */
emilmont 40:976df7c37ad5 339 #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */
emilmont 40:976df7c37ad5 340 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
emilmont 40:976df7c37ad5 341
emilmont 40:976df7c37ad5 342 #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */
emilmont 40:976df7c37ad5 343 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
emilmont 40:976df7c37ad5 344
emilmont 40:976df7c37ad5 345 #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */
emilmont 40:976df7c37ad5 346 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
emilmont 40:976df7c37ad5 347
emilmont 40:976df7c37ad5 348 #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */
emilmont 40:976df7c37ad5 349 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
emilmont 40:976df7c37ad5 350
emilmont 40:976df7c37ad5 351 #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */
emilmont 40:976df7c37ad5 352 #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */
emilmont 40:976df7c37ad5 353
emilmont 40:976df7c37ad5 354 /* SCB Interrupt Control State Register Definitions */
emilmont 40:976df7c37ad5 355 #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */
emilmont 40:976df7c37ad5 356 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
emilmont 40:976df7c37ad5 357
emilmont 40:976df7c37ad5 358 #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */
emilmont 40:976df7c37ad5 359 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
emilmont 40:976df7c37ad5 360
emilmont 40:976df7c37ad5 361 #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */
emilmont 40:976df7c37ad5 362 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
emilmont 40:976df7c37ad5 363
emilmont 40:976df7c37ad5 364 #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */
emilmont 40:976df7c37ad5 365 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
emilmont 40:976df7c37ad5 366
emilmont 40:976df7c37ad5 367 #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */
emilmont 40:976df7c37ad5 368 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
emilmont 40:976df7c37ad5 369
emilmont 40:976df7c37ad5 370 #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */
emilmont 40:976df7c37ad5 371 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
emilmont 40:976df7c37ad5 372
emilmont 40:976df7c37ad5 373 #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */
emilmont 40:976df7c37ad5 374 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
emilmont 40:976df7c37ad5 375
emilmont 40:976df7c37ad5 376 #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */
emilmont 40:976df7c37ad5 377 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
emilmont 40:976df7c37ad5 378
emilmont 40:976df7c37ad5 379 #define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */
emilmont 40:976df7c37ad5 380 #define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */
emilmont 40:976df7c37ad5 381
emilmont 40:976df7c37ad5 382 #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */
emilmont 40:976df7c37ad5 383 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */
emilmont 40:976df7c37ad5 384
emilmont 40:976df7c37ad5 385 /* SCB Vector Table Offset Register Definitions */
emilmont 40:976df7c37ad5 386 #if (__CM3_REV < 0x0201) /* core r2p1 */
emilmont 40:976df7c37ad5 387 #define SCB_VTOR_TBLBASE_Pos 29 /*!< SCB VTOR: TBLBASE Position */
emilmont 40:976df7c37ad5 388 #define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */
emilmont 40:976df7c37ad5 389
emilmont 40:976df7c37ad5 390 #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */
emilmont 40:976df7c37ad5 391 #define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
emilmont 40:976df7c37ad5 392 #else
emilmont 40:976df7c37ad5 393 #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */
emilmont 40:976df7c37ad5 394 #define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
emilmont 40:976df7c37ad5 395 #endif
emilmont 40:976df7c37ad5 396
emilmont 40:976df7c37ad5 397 /* SCB Application Interrupt and Reset Control Register Definitions */
emilmont 40:976df7c37ad5 398 #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */
emilmont 40:976df7c37ad5 399 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
emilmont 40:976df7c37ad5 400
emilmont 40:976df7c37ad5 401 #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */
emilmont 40:976df7c37ad5 402 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
emilmont 40:976df7c37ad5 403
emilmont 40:976df7c37ad5 404 #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */
emilmont 40:976df7c37ad5 405 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
emilmont 40:976df7c37ad5 406
emilmont 40:976df7c37ad5 407 #define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */
emilmont 40:976df7c37ad5 408 #define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */
emilmont 40:976df7c37ad5 409
emilmont 40:976df7c37ad5 410 #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */
emilmont 40:976df7c37ad5 411 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
emilmont 40:976df7c37ad5 412
emilmont 40:976df7c37ad5 413 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */
emilmont 40:976df7c37ad5 414 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
emilmont 40:976df7c37ad5 415
emilmont 40:976df7c37ad5 416 #define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */
emilmont 40:976df7c37ad5 417 #define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */
emilmont 40:976df7c37ad5 418
emilmont 40:976df7c37ad5 419 /* SCB System Control Register Definitions */
emilmont 40:976df7c37ad5 420 #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */
emilmont 40:976df7c37ad5 421 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
emilmont 40:976df7c37ad5 422
emilmont 40:976df7c37ad5 423 #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */
emilmont 40:976df7c37ad5 424 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
emilmont 40:976df7c37ad5 425
emilmont 40:976df7c37ad5 426 #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */
emilmont 40:976df7c37ad5 427 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
emilmont 40:976df7c37ad5 428
emilmont 40:976df7c37ad5 429 /* SCB Configuration Control Register Definitions */
emilmont 40:976df7c37ad5 430 #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */
emilmont 40:976df7c37ad5 431 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
emilmont 40:976df7c37ad5 432
emilmont 40:976df7c37ad5 433 #define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */
emilmont 40:976df7c37ad5 434 #define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */
emilmont 40:976df7c37ad5 435
emilmont 40:976df7c37ad5 436 #define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */
emilmont 40:976df7c37ad5 437 #define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */
emilmont 40:976df7c37ad5 438
emilmont 40:976df7c37ad5 439 #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */
emilmont 40:976df7c37ad5 440 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
emilmont 40:976df7c37ad5 441
emilmont 40:976df7c37ad5 442 #define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */
emilmont 40:976df7c37ad5 443 #define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */
emilmont 40:976df7c37ad5 444
emilmont 40:976df7c37ad5 445 #define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */
emilmont 40:976df7c37ad5 446 #define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */
emilmont 40:976df7c37ad5 447
emilmont 40:976df7c37ad5 448 /* SCB System Handler Control and State Register Definitions */
emilmont 40:976df7c37ad5 449 #define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */
emilmont 40:976df7c37ad5 450 #define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */
emilmont 40:976df7c37ad5 451
emilmont 40:976df7c37ad5 452 #define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */
emilmont 40:976df7c37ad5 453 #define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */
emilmont 40:976df7c37ad5 454
emilmont 40:976df7c37ad5 455 #define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */
emilmont 40:976df7c37ad5 456 #define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */
emilmont 40:976df7c37ad5 457
emilmont 40:976df7c37ad5 458 #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */
emilmont 40:976df7c37ad5 459 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
emilmont 40:976df7c37ad5 460
emilmont 40:976df7c37ad5 461 #define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */
emilmont 40:976df7c37ad5 462 #define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */
emilmont 40:976df7c37ad5 463
emilmont 40:976df7c37ad5 464 #define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */
emilmont 40:976df7c37ad5 465 #define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */
emilmont 40:976df7c37ad5 466
emilmont 40:976df7c37ad5 467 #define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */
emilmont 40:976df7c37ad5 468 #define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */
emilmont 40:976df7c37ad5 469
emilmont 40:976df7c37ad5 470 #define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */
emilmont 40:976df7c37ad5 471 #define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */
emilmont 40:976df7c37ad5 472
emilmont 40:976df7c37ad5 473 #define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */
emilmont 40:976df7c37ad5 474 #define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */
emilmont 40:976df7c37ad5 475
emilmont 40:976df7c37ad5 476 #define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */
emilmont 40:976df7c37ad5 477 #define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */
emilmont 40:976df7c37ad5 478
emilmont 40:976df7c37ad5 479 #define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */
emilmont 40:976df7c37ad5 480 #define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */
emilmont 40:976df7c37ad5 481
emilmont 40:976df7c37ad5 482 #define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */
emilmont 40:976df7c37ad5 483 #define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */
emilmont 40:976df7c37ad5 484
emilmont 40:976df7c37ad5 485 #define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */
emilmont 40:976df7c37ad5 486 #define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */
emilmont 40:976df7c37ad5 487
emilmont 40:976df7c37ad5 488 #define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */
emilmont 40:976df7c37ad5 489 #define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */
emilmont 40:976df7c37ad5 490
emilmont 40:976df7c37ad5 491 /* SCB Configurable Fault Status Registers Definitions */
emilmont 40:976df7c37ad5 492 #define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */
emilmont 40:976df7c37ad5 493 #define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */
emilmont 40:976df7c37ad5 494
emilmont 40:976df7c37ad5 495 #define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */
emilmont 40:976df7c37ad5 496 #define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */
emilmont 40:976df7c37ad5 497
emilmont 40:976df7c37ad5 498 #define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */
emilmont 40:976df7c37ad5 499 #define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
emilmont 40:976df7c37ad5 500
emilmont 40:976df7c37ad5 501 /* SCB Hard Fault Status Registers Definitions */
emilmont 40:976df7c37ad5 502 #define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */
emilmont 40:976df7c37ad5 503 #define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */
emilmont 40:976df7c37ad5 504
emilmont 40:976df7c37ad5 505 #define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */
emilmont 40:976df7c37ad5 506 #define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */
emilmont 40:976df7c37ad5 507
emilmont 40:976df7c37ad5 508 #define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */
emilmont 40:976df7c37ad5 509 #define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */
emilmont 40:976df7c37ad5 510
emilmont 40:976df7c37ad5 511 /* SCB Debug Fault Status Register Definitions */
emilmont 40:976df7c37ad5 512 #define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */
emilmont 40:976df7c37ad5 513 #define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */
emilmont 40:976df7c37ad5 514
emilmont 40:976df7c37ad5 515 #define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */
emilmont 40:976df7c37ad5 516 #define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */
emilmont 40:976df7c37ad5 517
emilmont 40:976df7c37ad5 518 #define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */
emilmont 40:976df7c37ad5 519 #define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */
emilmont 40:976df7c37ad5 520
emilmont 40:976df7c37ad5 521 #define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */
emilmont 40:976df7c37ad5 522 #define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */
emilmont 40:976df7c37ad5 523
emilmont 40:976df7c37ad5 524 #define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */
emilmont 40:976df7c37ad5 525 #define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */
emilmont 40:976df7c37ad5 526
emilmont 40:976df7c37ad5 527 /*@} end of group CMSIS_SCB */
emilmont 40:976df7c37ad5 528
emilmont 40:976df7c37ad5 529
emilmont 40:976df7c37ad5 530 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 531 \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
emilmont 40:976df7c37ad5 532 \brief Type definitions for the System Control and ID Register not in the SCB
emilmont 40:976df7c37ad5 533 @{
emilmont 40:976df7c37ad5 534 */
emilmont 40:976df7c37ad5 535
emilmont 40:976df7c37ad5 536 /** \brief Structure type to access the System Control and ID Register not in the SCB.
emilmont 40:976df7c37ad5 537 */
emilmont 40:976df7c37ad5 538 typedef struct
emilmont 40:976df7c37ad5 539 {
emilmont 40:976df7c37ad5 540 uint32_t RESERVED0[1];
emilmont 40:976df7c37ad5 541 __I uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */
emilmont 40:976df7c37ad5 542 #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
emilmont 40:976df7c37ad5 543 __IO uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */
emilmont 40:976df7c37ad5 544 #else
emilmont 40:976df7c37ad5 545 uint32_t RESERVED1[1];
emilmont 40:976df7c37ad5 546 #endif
emilmont 40:976df7c37ad5 547 } SCnSCB_Type;
emilmont 40:976df7c37ad5 548
emilmont 40:976df7c37ad5 549 /* Interrupt Controller Type Register Definitions */
emilmont 40:976df7c37ad5 550 #define SCnSCB_ICTR_INTLINESNUM_Pos 0 /*!< ICTR: INTLINESNUM Position */
emilmont 40:976df7c37ad5 551 #define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /*!< ICTR: INTLINESNUM Mask */
emilmont 40:976df7c37ad5 552
emilmont 40:976df7c37ad5 553 /* Auxiliary Control Register Definitions */
emilmont 40:976df7c37ad5 554
emilmont 40:976df7c37ad5 555 #define SCnSCB_ACTLR_DISFOLD_Pos 2 /*!< ACTLR: DISFOLD Position */
emilmont 40:976df7c37ad5 556 #define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */
emilmont 40:976df7c37ad5 557
emilmont 40:976df7c37ad5 558 #define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /*!< ACTLR: DISDEFWBUF Position */
emilmont 40:976df7c37ad5 559 #define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */
emilmont 40:976df7c37ad5 560
emilmont 40:976df7c37ad5 561 #define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /*!< ACTLR: DISMCYCINT Position */
emilmont 40:976df7c37ad5 562 #define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */
emilmont 40:976df7c37ad5 563
emilmont 40:976df7c37ad5 564 /*@} end of group CMSIS_SCnotSCB */
emilmont 40:976df7c37ad5 565
emilmont 40:976df7c37ad5 566
emilmont 40:976df7c37ad5 567 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 568 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
emilmont 40:976df7c37ad5 569 \brief Type definitions for the System Timer Registers.
emilmont 40:976df7c37ad5 570 @{
emilmont 40:976df7c37ad5 571 */
emilmont 40:976df7c37ad5 572
emilmont 40:976df7c37ad5 573 /** \brief Structure type to access the System Timer (SysTick).
emilmont 40:976df7c37ad5 574 */
emilmont 40:976df7c37ad5 575 typedef struct
emilmont 40:976df7c37ad5 576 {
emilmont 40:976df7c37ad5 577 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
emilmont 40:976df7c37ad5 578 __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
emilmont 40:976df7c37ad5 579 __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
emilmont 40:976df7c37ad5 580 __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
emilmont 40:976df7c37ad5 581 } SysTick_Type;
emilmont 40:976df7c37ad5 582
emilmont 40:976df7c37ad5 583 /* SysTick Control / Status Register Definitions */
emilmont 40:976df7c37ad5 584 #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */
emilmont 40:976df7c37ad5 585 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
emilmont 40:976df7c37ad5 586
emilmont 40:976df7c37ad5 587 #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */
emilmont 40:976df7c37ad5 588 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
emilmont 40:976df7c37ad5 589
emilmont 40:976df7c37ad5 590 #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */
emilmont 40:976df7c37ad5 591 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
emilmont 40:976df7c37ad5 592
emilmont 40:976df7c37ad5 593 #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */
emilmont 40:976df7c37ad5 594 #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */
emilmont 40:976df7c37ad5 595
emilmont 40:976df7c37ad5 596 /* SysTick Reload Register Definitions */
emilmont 40:976df7c37ad5 597 #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */
emilmont 40:976df7c37ad5 598 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */
emilmont 40:976df7c37ad5 599
emilmont 40:976df7c37ad5 600 /* SysTick Current Register Definitions */
emilmont 40:976df7c37ad5 601 #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */
emilmont 40:976df7c37ad5 602 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */
emilmont 40:976df7c37ad5 603
emilmont 40:976df7c37ad5 604 /* SysTick Calibration Register Definitions */
emilmont 40:976df7c37ad5 605 #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */
emilmont 40:976df7c37ad5 606 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
emilmont 40:976df7c37ad5 607
emilmont 40:976df7c37ad5 608 #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */
emilmont 40:976df7c37ad5 609 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
emilmont 40:976df7c37ad5 610
emilmont 40:976df7c37ad5 611 #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */
emilmont 40:976df7c37ad5 612 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */
emilmont 40:976df7c37ad5 613
emilmont 40:976df7c37ad5 614 /*@} end of group CMSIS_SysTick */
emilmont 40:976df7c37ad5 615
emilmont 40:976df7c37ad5 616
emilmont 40:976df7c37ad5 617 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 618 \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
emilmont 40:976df7c37ad5 619 \brief Type definitions for the Instrumentation Trace Macrocell (ITM)
emilmont 40:976df7c37ad5 620 @{
emilmont 40:976df7c37ad5 621 */
emilmont 40:976df7c37ad5 622
emilmont 40:976df7c37ad5 623 /** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
emilmont 40:976df7c37ad5 624 */
emilmont 40:976df7c37ad5 625 typedef struct
emilmont 40:976df7c37ad5 626 {
emilmont 40:976df7c37ad5 627 __O union
emilmont 40:976df7c37ad5 628 {
emilmont 40:976df7c37ad5 629 __O uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */
emilmont 40:976df7c37ad5 630 __O uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */
emilmont 40:976df7c37ad5 631 __O uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */
emilmont 40:976df7c37ad5 632 } PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */
emilmont 40:976df7c37ad5 633 uint32_t RESERVED0[864];
emilmont 40:976df7c37ad5 634 __IO uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */
emilmont 40:976df7c37ad5 635 uint32_t RESERVED1[15];
emilmont 40:976df7c37ad5 636 __IO uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */
emilmont 40:976df7c37ad5 637 uint32_t RESERVED2[15];
emilmont 40:976df7c37ad5 638 __IO uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */
emimon01 46:890817bdcffb 639 uint32_t RESERVED3[29];
emimon01 46:890817bdcffb 640 __O uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */
emimon01 46:890817bdcffb 641 __I uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */
emimon01 46:890817bdcffb 642 __IO uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */
emimon01 46:890817bdcffb 643 uint32_t RESERVED4[43];
emimon01 46:890817bdcffb 644 __O uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */
emimon01 46:890817bdcffb 645 __I uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */
emimon01 46:890817bdcffb 646 uint32_t RESERVED5[6];
emimon01 46:890817bdcffb 647 __I uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */
emimon01 46:890817bdcffb 648 __I uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */
emimon01 46:890817bdcffb 649 __I uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */
emimon01 46:890817bdcffb 650 __I uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */
emimon01 46:890817bdcffb 651 __I uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */
emimon01 46:890817bdcffb 652 __I uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */
emimon01 46:890817bdcffb 653 __I uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */
emimon01 46:890817bdcffb 654 __I uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */
emimon01 46:890817bdcffb 655 __I uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */
emimon01 46:890817bdcffb 656 __I uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */
emimon01 46:890817bdcffb 657 __I uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */
emimon01 46:890817bdcffb 658 __I uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */
emilmont 40:976df7c37ad5 659 } ITM_Type;
emilmont 40:976df7c37ad5 660
emilmont 40:976df7c37ad5 661 /* ITM Trace Privilege Register Definitions */
emimon01 46:890817bdcffb 662 #define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */
emimon01 46:890817bdcffb 663 #define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */
emilmont 40:976df7c37ad5 664
emilmont 40:976df7c37ad5 665 /* ITM Trace Control Register Definitions */
emimon01 46:890817bdcffb 666 #define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */
emimon01 46:890817bdcffb 667 #define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */
emimon01 46:890817bdcffb 668
emimon01 46:890817bdcffb 669 #define ITM_TCR_TraceBusID_Pos 16 /*!< ITM TCR: ATBID Position */
emimon01 46:890817bdcffb 670 #define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */
emilmont 40:976df7c37ad5 671
emimon01 46:890817bdcffb 672 #define ITM_TCR_GTSFREQ_Pos 10 /*!< ITM TCR: Global timestamp frequency Position */
emimon01 46:890817bdcffb 673 #define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */
emimon01 46:890817bdcffb 674
emimon01 46:890817bdcffb 675 #define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */
emimon01 46:890817bdcffb 676 #define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */
emilmont 40:976df7c37ad5 677
emimon01 46:890817bdcffb 678 #define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */
emimon01 46:890817bdcffb 679 #define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */
emimon01 46:890817bdcffb 680
emimon01 46:890817bdcffb 681 #define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */
emimon01 46:890817bdcffb 682 #define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */
emilmont 40:976df7c37ad5 683
emimon01 46:890817bdcffb 684 #define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */
emimon01 46:890817bdcffb 685 #define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */
emimon01 46:890817bdcffb 686
emimon01 46:890817bdcffb 687 #define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */
emimon01 46:890817bdcffb 688 #define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */
emilmont 40:976df7c37ad5 689
emimon01 46:890817bdcffb 690 #define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */
emimon01 46:890817bdcffb 691 #define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */
emilmont 40:976df7c37ad5 692
emimon01 46:890817bdcffb 693 /* ITM Integration Write Register Definitions */
emimon01 46:890817bdcffb 694 #define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */
emimon01 46:890817bdcffb 695 #define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */
emimon01 46:890817bdcffb 696
emimon01 46:890817bdcffb 697 /* ITM Integration Read Register Definitions */
emimon01 46:890817bdcffb 698 #define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */
emimon01 46:890817bdcffb 699 #define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */
emilmont 40:976df7c37ad5 700
emimon01 46:890817bdcffb 701 /* ITM Integration Mode Control Register Definitions */
emimon01 46:890817bdcffb 702 #define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */
emimon01 46:890817bdcffb 703 #define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */
emilmont 40:976df7c37ad5 704
emimon01 46:890817bdcffb 705 /* ITM Lock Status Register Definitions */
emimon01 46:890817bdcffb 706 #define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */
emimon01 46:890817bdcffb 707 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */
emilmont 40:976df7c37ad5 708
emimon01 46:890817bdcffb 709 #define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */
emimon01 46:890817bdcffb 710 #define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */
emimon01 46:890817bdcffb 711
emimon01 46:890817bdcffb 712 #define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */
emimon01 46:890817bdcffb 713 #define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */
emilmont 40:976df7c37ad5 714
emilmont 40:976df7c37ad5 715 /*@}*/ /* end of group CMSIS_ITM */
emilmont 40:976df7c37ad5 716
emilmont 40:976df7c37ad5 717
emilmont 40:976df7c37ad5 718 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 719 \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
emilmont 40:976df7c37ad5 720 \brief Type definitions for the Data Watchpoint and Trace (DWT)
emilmont 40:976df7c37ad5 721 @{
emilmont 40:976df7c37ad5 722 */
emilmont 40:976df7c37ad5 723
emilmont 40:976df7c37ad5 724 /** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
emilmont 40:976df7c37ad5 725 */
emilmont 40:976df7c37ad5 726 typedef struct
emilmont 40:976df7c37ad5 727 {
emilmont 40:976df7c37ad5 728 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */
emilmont 40:976df7c37ad5 729 __IO uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */
emilmont 40:976df7c37ad5 730 __IO uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */
emilmont 40:976df7c37ad5 731 __IO uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */
emilmont 40:976df7c37ad5 732 __IO uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */
emilmont 40:976df7c37ad5 733 __IO uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */
emilmont 40:976df7c37ad5 734 __IO uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */
emilmont 40:976df7c37ad5 735 __I uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */
emilmont 40:976df7c37ad5 736 __IO uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */
emilmont 40:976df7c37ad5 737 __IO uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */
emilmont 40:976df7c37ad5 738 __IO uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */
emilmont 40:976df7c37ad5 739 uint32_t RESERVED0[1];
emilmont 40:976df7c37ad5 740 __IO uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */
emilmont 40:976df7c37ad5 741 __IO uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */
emilmont 40:976df7c37ad5 742 __IO uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */
emilmont 40:976df7c37ad5 743 uint32_t RESERVED1[1];
emilmont 40:976df7c37ad5 744 __IO uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */
emilmont 40:976df7c37ad5 745 __IO uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */
emilmont 40:976df7c37ad5 746 __IO uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */
emilmont 40:976df7c37ad5 747 uint32_t RESERVED2[1];
emilmont 40:976df7c37ad5 748 __IO uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */
emilmont 40:976df7c37ad5 749 __IO uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */
emilmont 40:976df7c37ad5 750 __IO uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */
emilmont 40:976df7c37ad5 751 } DWT_Type;
emilmont 40:976df7c37ad5 752
emilmont 40:976df7c37ad5 753 /* DWT Control Register Definitions */
emilmont 40:976df7c37ad5 754 #define DWT_CTRL_NUMCOMP_Pos 28 /*!< DWT CTRL: NUMCOMP Position */
emilmont 40:976df7c37ad5 755 #define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */
emilmont 40:976df7c37ad5 756
emilmont 40:976df7c37ad5 757 #define DWT_CTRL_NOTRCPKT_Pos 27 /*!< DWT CTRL: NOTRCPKT Position */
emilmont 40:976df7c37ad5 758 #define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */
emilmont 40:976df7c37ad5 759
emilmont 40:976df7c37ad5 760 #define DWT_CTRL_NOEXTTRIG_Pos 26 /*!< DWT CTRL: NOEXTTRIG Position */
emilmont 40:976df7c37ad5 761 #define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */
emilmont 40:976df7c37ad5 762
emilmont 40:976df7c37ad5 763 #define DWT_CTRL_NOCYCCNT_Pos 25 /*!< DWT CTRL: NOCYCCNT Position */
emilmont 40:976df7c37ad5 764 #define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */
emilmont 40:976df7c37ad5 765
emilmont 40:976df7c37ad5 766 #define DWT_CTRL_NOPRFCNT_Pos 24 /*!< DWT CTRL: NOPRFCNT Position */
emilmont 40:976df7c37ad5 767 #define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */
emilmont 40:976df7c37ad5 768
emilmont 40:976df7c37ad5 769 #define DWT_CTRL_CYCEVTENA_Pos 22 /*!< DWT CTRL: CYCEVTENA Position */
emilmont 40:976df7c37ad5 770 #define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */
emilmont 40:976df7c37ad5 771
emilmont 40:976df7c37ad5 772 #define DWT_CTRL_FOLDEVTENA_Pos 21 /*!< DWT CTRL: FOLDEVTENA Position */
emilmont 40:976df7c37ad5 773 #define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */
emilmont 40:976df7c37ad5 774
emilmont 40:976df7c37ad5 775 #define DWT_CTRL_LSUEVTENA_Pos 20 /*!< DWT CTRL: LSUEVTENA Position */
emilmont 40:976df7c37ad5 776 #define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */
emilmont 40:976df7c37ad5 777
emilmont 40:976df7c37ad5 778 #define DWT_CTRL_SLEEPEVTENA_Pos 19 /*!< DWT CTRL: SLEEPEVTENA Position */
emilmont 40:976df7c37ad5 779 #define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */
emilmont 40:976df7c37ad5 780
emilmont 40:976df7c37ad5 781 #define DWT_CTRL_EXCEVTENA_Pos 18 /*!< DWT CTRL: EXCEVTENA Position */
emilmont 40:976df7c37ad5 782 #define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */
emilmont 40:976df7c37ad5 783
emilmont 40:976df7c37ad5 784 #define DWT_CTRL_CPIEVTENA_Pos 17 /*!< DWT CTRL: CPIEVTENA Position */
emilmont 40:976df7c37ad5 785 #define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */
emilmont 40:976df7c37ad5 786
emilmont 40:976df7c37ad5 787 #define DWT_CTRL_EXCTRCENA_Pos 16 /*!< DWT CTRL: EXCTRCENA Position */
emilmont 40:976df7c37ad5 788 #define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */
emilmont 40:976df7c37ad5 789
emilmont 40:976df7c37ad5 790 #define DWT_CTRL_PCSAMPLENA_Pos 12 /*!< DWT CTRL: PCSAMPLENA Position */
emilmont 40:976df7c37ad5 791 #define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */
emilmont 40:976df7c37ad5 792
emilmont 40:976df7c37ad5 793 #define DWT_CTRL_SYNCTAP_Pos 10 /*!< DWT CTRL: SYNCTAP Position */
emilmont 40:976df7c37ad5 794 #define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */
emilmont 40:976df7c37ad5 795
emilmont 40:976df7c37ad5 796 #define DWT_CTRL_CYCTAP_Pos 9 /*!< DWT CTRL: CYCTAP Position */
emilmont 40:976df7c37ad5 797 #define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */
emilmont 40:976df7c37ad5 798
emilmont 40:976df7c37ad5 799 #define DWT_CTRL_POSTINIT_Pos 5 /*!< DWT CTRL: POSTINIT Position */
emilmont 40:976df7c37ad5 800 #define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */
emilmont 40:976df7c37ad5 801
emilmont 40:976df7c37ad5 802 #define DWT_CTRL_POSTPRESET_Pos 1 /*!< DWT CTRL: POSTPRESET Position */
emilmont 40:976df7c37ad5 803 #define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */
emilmont 40:976df7c37ad5 804
emilmont 40:976df7c37ad5 805 #define DWT_CTRL_CYCCNTENA_Pos 0 /*!< DWT CTRL: CYCCNTENA Position */
emilmont 40:976df7c37ad5 806 #define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /*!< DWT CTRL: CYCCNTENA Mask */
emilmont 40:976df7c37ad5 807
emilmont 40:976df7c37ad5 808 /* DWT CPI Count Register Definitions */
emilmont 40:976df7c37ad5 809 #define DWT_CPICNT_CPICNT_Pos 0 /*!< DWT CPICNT: CPICNT Position */
emilmont 40:976df7c37ad5 810 #define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */
emilmont 40:976df7c37ad5 811
emilmont 40:976df7c37ad5 812 /* DWT Exception Overhead Count Register Definitions */
emilmont 40:976df7c37ad5 813 #define DWT_EXCCNT_EXCCNT_Pos 0 /*!< DWT EXCCNT: EXCCNT Position */
emilmont 40:976df7c37ad5 814 #define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /*!< DWT EXCCNT: EXCCNT Mask */
emilmont 40:976df7c37ad5 815
emilmont 40:976df7c37ad5 816 /* DWT Sleep Count Register Definitions */
emilmont 40:976df7c37ad5 817 #define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /*!< DWT SLEEPCNT: SLEEPCNT Position */
emilmont 40:976df7c37ad5 818 #define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */
emilmont 40:976df7c37ad5 819
emilmont 40:976df7c37ad5 820 /* DWT LSU Count Register Definitions */
emilmont 40:976df7c37ad5 821 #define DWT_LSUCNT_LSUCNT_Pos 0 /*!< DWT LSUCNT: LSUCNT Position */
emilmont 40:976df7c37ad5 822 #define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /*!< DWT LSUCNT: LSUCNT Mask */
emilmont 40:976df7c37ad5 823
emilmont 40:976df7c37ad5 824 /* DWT Folded-instruction Count Register Definitions */
emilmont 40:976df7c37ad5 825 #define DWT_FOLDCNT_FOLDCNT_Pos 0 /*!< DWT FOLDCNT: FOLDCNT Position */
emilmont 40:976df7c37ad5 826 #define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /*!< DWT FOLDCNT: FOLDCNT Mask */
emilmont 40:976df7c37ad5 827
emilmont 40:976df7c37ad5 828 /* DWT Comparator Mask Register Definitions */
emilmont 40:976df7c37ad5 829 #define DWT_MASK_MASK_Pos 0 /*!< DWT MASK: MASK Position */
emilmont 40:976df7c37ad5 830 #define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /*!< DWT MASK: MASK Mask */
emilmont 40:976df7c37ad5 831
emilmont 40:976df7c37ad5 832 /* DWT Comparator Function Register Definitions */
emilmont 40:976df7c37ad5 833 #define DWT_FUNCTION_MATCHED_Pos 24 /*!< DWT FUNCTION: MATCHED Position */
emilmont 40:976df7c37ad5 834 #define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */
emilmont 40:976df7c37ad5 835
emilmont 40:976df7c37ad5 836 #define DWT_FUNCTION_DATAVADDR1_Pos 16 /*!< DWT FUNCTION: DATAVADDR1 Position */
emilmont 40:976df7c37ad5 837 #define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */
emilmont 40:976df7c37ad5 838
emilmont 40:976df7c37ad5 839 #define DWT_FUNCTION_DATAVADDR0_Pos 12 /*!< DWT FUNCTION: DATAVADDR0 Position */
emilmont 40:976df7c37ad5 840 #define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */
emilmont 40:976df7c37ad5 841
emilmont 40:976df7c37ad5 842 #define DWT_FUNCTION_DATAVSIZE_Pos 10 /*!< DWT FUNCTION: DATAVSIZE Position */
emilmont 40:976df7c37ad5 843 #define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */
emilmont 40:976df7c37ad5 844
emilmont 40:976df7c37ad5 845 #define DWT_FUNCTION_LNK1ENA_Pos 9 /*!< DWT FUNCTION: LNK1ENA Position */
emilmont 40:976df7c37ad5 846 #define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */
emilmont 40:976df7c37ad5 847
emilmont 40:976df7c37ad5 848 #define DWT_FUNCTION_DATAVMATCH_Pos 8 /*!< DWT FUNCTION: DATAVMATCH Position */
emilmont 40:976df7c37ad5 849 #define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */
emilmont 40:976df7c37ad5 850
emilmont 40:976df7c37ad5 851 #define DWT_FUNCTION_CYCMATCH_Pos 7 /*!< DWT FUNCTION: CYCMATCH Position */
emilmont 40:976df7c37ad5 852 #define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */
emilmont 40:976df7c37ad5 853
emilmont 40:976df7c37ad5 854 #define DWT_FUNCTION_EMITRANGE_Pos 5 /*!< DWT FUNCTION: EMITRANGE Position */
emilmont 40:976df7c37ad5 855 #define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */
emilmont 40:976df7c37ad5 856
emilmont 40:976df7c37ad5 857 #define DWT_FUNCTION_FUNCTION_Pos 0 /*!< DWT FUNCTION: FUNCTION Position */
emilmont 40:976df7c37ad5 858 #define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /*!< DWT FUNCTION: FUNCTION Mask */
emilmont 40:976df7c37ad5 859
emilmont 40:976df7c37ad5 860 /*@}*/ /* end of group CMSIS_DWT */
emilmont 40:976df7c37ad5 861
emilmont 40:976df7c37ad5 862
emilmont 40:976df7c37ad5 863 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 864 \defgroup CMSIS_TPI Trace Port Interface (TPI)
emilmont 40:976df7c37ad5 865 \brief Type definitions for the Trace Port Interface (TPI)
emilmont 40:976df7c37ad5 866 @{
emilmont 40:976df7c37ad5 867 */
emilmont 40:976df7c37ad5 868
emilmont 40:976df7c37ad5 869 /** \brief Structure type to access the Trace Port Interface Register (TPI).
emilmont 40:976df7c37ad5 870 */
emilmont 40:976df7c37ad5 871 typedef struct
emilmont 40:976df7c37ad5 872 {
emilmont 40:976df7c37ad5 873 __IO uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */
emilmont 40:976df7c37ad5 874 __IO uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */
emilmont 40:976df7c37ad5 875 uint32_t RESERVED0[2];
emilmont 40:976df7c37ad5 876 __IO uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */
emilmont 40:976df7c37ad5 877 uint32_t RESERVED1[55];
emilmont 40:976df7c37ad5 878 __IO uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */
emilmont 40:976df7c37ad5 879 uint32_t RESERVED2[131];
emilmont 40:976df7c37ad5 880 __I uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */
emilmont 40:976df7c37ad5 881 __IO uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */
emilmont 40:976df7c37ad5 882 __I uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */
emilmont 40:976df7c37ad5 883 uint32_t RESERVED3[759];
emilmont 40:976df7c37ad5 884 __I uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */
emilmont 40:976df7c37ad5 885 __I uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */
emilmont 40:976df7c37ad5 886 __I uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */
emilmont 40:976df7c37ad5 887 uint32_t RESERVED4[1];
emilmont 40:976df7c37ad5 888 __I uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */
emilmont 40:976df7c37ad5 889 __I uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */
emilmont 40:976df7c37ad5 890 __IO uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */
emilmont 40:976df7c37ad5 891 uint32_t RESERVED5[39];
emilmont 40:976df7c37ad5 892 __IO uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */
emilmont 40:976df7c37ad5 893 __IO uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */
emilmont 40:976df7c37ad5 894 uint32_t RESERVED7[8];
emilmont 40:976df7c37ad5 895 __I uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */
emilmont 40:976df7c37ad5 896 __I uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */
emilmont 40:976df7c37ad5 897 } TPI_Type;
emilmont 40:976df7c37ad5 898
emilmont 40:976df7c37ad5 899 /* TPI Asynchronous Clock Prescaler Register Definitions */
emilmont 40:976df7c37ad5 900 #define TPI_ACPR_PRESCALER_Pos 0 /*!< TPI ACPR: PRESCALER Position */
emilmont 40:976df7c37ad5 901 #define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */
emilmont 40:976df7c37ad5 902
emilmont 40:976df7c37ad5 903 /* TPI Selected Pin Protocol Register Definitions */
emilmont 40:976df7c37ad5 904 #define TPI_SPPR_TXMODE_Pos 0 /*!< TPI SPPR: TXMODE Position */
emilmont 40:976df7c37ad5 905 #define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /*!< TPI SPPR: TXMODE Mask */
emilmont 40:976df7c37ad5 906
emilmont 40:976df7c37ad5 907 /* TPI Formatter and Flush Status Register Definitions */
emilmont 40:976df7c37ad5 908 #define TPI_FFSR_FtNonStop_Pos 3 /*!< TPI FFSR: FtNonStop Position */
emilmont 40:976df7c37ad5 909 #define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */
emilmont 40:976df7c37ad5 910
emilmont 40:976df7c37ad5 911 #define TPI_FFSR_TCPresent_Pos 2 /*!< TPI FFSR: TCPresent Position */
emilmont 40:976df7c37ad5 912 #define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */
emilmont 40:976df7c37ad5 913
emilmont 40:976df7c37ad5 914 #define TPI_FFSR_FtStopped_Pos 1 /*!< TPI FFSR: FtStopped Position */
emilmont 40:976df7c37ad5 915 #define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */
emilmont 40:976df7c37ad5 916
emilmont 40:976df7c37ad5 917 #define TPI_FFSR_FlInProg_Pos 0 /*!< TPI FFSR: FlInProg Position */
emilmont 40:976df7c37ad5 918 #define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /*!< TPI FFSR: FlInProg Mask */
emilmont 40:976df7c37ad5 919
emilmont 40:976df7c37ad5 920 /* TPI Formatter and Flush Control Register Definitions */
emilmont 40:976df7c37ad5 921 #define TPI_FFCR_TrigIn_Pos 8 /*!< TPI FFCR: TrigIn Position */
emilmont 40:976df7c37ad5 922 #define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */
emilmont 40:976df7c37ad5 923
emilmont 40:976df7c37ad5 924 #define TPI_FFCR_EnFCont_Pos 1 /*!< TPI FFCR: EnFCont Position */
emilmont 40:976df7c37ad5 925 #define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */
emilmont 40:976df7c37ad5 926
emilmont 40:976df7c37ad5 927 /* TPI TRIGGER Register Definitions */
emilmont 40:976df7c37ad5 928 #define TPI_TRIGGER_TRIGGER_Pos 0 /*!< TPI TRIGGER: TRIGGER Position */
emilmont 40:976df7c37ad5 929 #define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /*!< TPI TRIGGER: TRIGGER Mask */
emilmont 40:976df7c37ad5 930
emilmont 40:976df7c37ad5 931 /* TPI Integration ETM Data Register Definitions (FIFO0) */
emilmont 40:976df7c37ad5 932 #define TPI_FIFO0_ITM_ATVALID_Pos 29 /*!< TPI FIFO0: ITM_ATVALID Position */
emilmont 40:976df7c37ad5 933 #define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */
emilmont 40:976df7c37ad5 934
emilmont 40:976df7c37ad5 935 #define TPI_FIFO0_ITM_bytecount_Pos 27 /*!< TPI FIFO0: ITM_bytecount Position */
emilmont 40:976df7c37ad5 936 #define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */
emilmont 40:976df7c37ad5 937
emilmont 40:976df7c37ad5 938 #define TPI_FIFO0_ETM_ATVALID_Pos 26 /*!< TPI FIFO0: ETM_ATVALID Position */
emilmont 40:976df7c37ad5 939 #define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */
emilmont 40:976df7c37ad5 940
emilmont 40:976df7c37ad5 941 #define TPI_FIFO0_ETM_bytecount_Pos 24 /*!< TPI FIFO0: ETM_bytecount Position */
emilmont 40:976df7c37ad5 942 #define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */
emilmont 40:976df7c37ad5 943
emilmont 40:976df7c37ad5 944 #define TPI_FIFO0_ETM2_Pos 16 /*!< TPI FIFO0: ETM2 Position */
emilmont 40:976df7c37ad5 945 #define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */
emilmont 40:976df7c37ad5 946
emilmont 40:976df7c37ad5 947 #define TPI_FIFO0_ETM1_Pos 8 /*!< TPI FIFO0: ETM1 Position */
emilmont 40:976df7c37ad5 948 #define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */
emilmont 40:976df7c37ad5 949
emilmont 40:976df7c37ad5 950 #define TPI_FIFO0_ETM0_Pos 0 /*!< TPI FIFO0: ETM0 Position */
emilmont 40:976df7c37ad5 951 #define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /*!< TPI FIFO0: ETM0 Mask */
emilmont 40:976df7c37ad5 952
emilmont 40:976df7c37ad5 953 /* TPI ITATBCTR2 Register Definitions */
emilmont 40:976df7c37ad5 954 #define TPI_ITATBCTR2_ATREADY_Pos 0 /*!< TPI ITATBCTR2: ATREADY Position */
emilmont 40:976df7c37ad5 955 #define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /*!< TPI ITATBCTR2: ATREADY Mask */
emilmont 40:976df7c37ad5 956
emilmont 40:976df7c37ad5 957 /* TPI Integration ITM Data Register Definitions (FIFO1) */
emilmont 40:976df7c37ad5 958 #define TPI_FIFO1_ITM_ATVALID_Pos 29 /*!< TPI FIFO1: ITM_ATVALID Position */
emilmont 40:976df7c37ad5 959 #define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */
emilmont 40:976df7c37ad5 960
emilmont 40:976df7c37ad5 961 #define TPI_FIFO1_ITM_bytecount_Pos 27 /*!< TPI FIFO1: ITM_bytecount Position */
emilmont 40:976df7c37ad5 962 #define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */
emilmont 40:976df7c37ad5 963
emilmont 40:976df7c37ad5 964 #define TPI_FIFO1_ETM_ATVALID_Pos 26 /*!< TPI FIFO1: ETM_ATVALID Position */
emilmont 40:976df7c37ad5 965 #define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */
emilmont 40:976df7c37ad5 966
emilmont 40:976df7c37ad5 967 #define TPI_FIFO1_ETM_bytecount_Pos 24 /*!< TPI FIFO1: ETM_bytecount Position */
emilmont 40:976df7c37ad5 968 #define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */
emilmont 40:976df7c37ad5 969
emilmont 40:976df7c37ad5 970 #define TPI_FIFO1_ITM2_Pos 16 /*!< TPI FIFO1: ITM2 Position */
emilmont 40:976df7c37ad5 971 #define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */
emilmont 40:976df7c37ad5 972
emilmont 40:976df7c37ad5 973 #define TPI_FIFO1_ITM1_Pos 8 /*!< TPI FIFO1: ITM1 Position */
emilmont 40:976df7c37ad5 974 #define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */
emilmont 40:976df7c37ad5 975
emilmont 40:976df7c37ad5 976 #define TPI_FIFO1_ITM0_Pos 0 /*!< TPI FIFO1: ITM0 Position */
emilmont 40:976df7c37ad5 977 #define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /*!< TPI FIFO1: ITM0 Mask */
emilmont 40:976df7c37ad5 978
emilmont 40:976df7c37ad5 979 /* TPI ITATBCTR0 Register Definitions */
emilmont 40:976df7c37ad5 980 #define TPI_ITATBCTR0_ATREADY_Pos 0 /*!< TPI ITATBCTR0: ATREADY Position */
emilmont 40:976df7c37ad5 981 #define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /*!< TPI ITATBCTR0: ATREADY Mask */
emilmont 40:976df7c37ad5 982
emilmont 40:976df7c37ad5 983 /* TPI Integration Mode Control Register Definitions */
emilmont 40:976df7c37ad5 984 #define TPI_ITCTRL_Mode_Pos 0 /*!< TPI ITCTRL: Mode Position */
emilmont 40:976df7c37ad5 985 #define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /*!< TPI ITCTRL: Mode Mask */
emilmont 40:976df7c37ad5 986
emilmont 40:976df7c37ad5 987 /* TPI DEVID Register Definitions */
emilmont 40:976df7c37ad5 988 #define TPI_DEVID_NRZVALID_Pos 11 /*!< TPI DEVID: NRZVALID Position */
emilmont 40:976df7c37ad5 989 #define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */
emilmont 40:976df7c37ad5 990
emilmont 40:976df7c37ad5 991 #define TPI_DEVID_MANCVALID_Pos 10 /*!< TPI DEVID: MANCVALID Position */
emilmont 40:976df7c37ad5 992 #define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */
emilmont 40:976df7c37ad5 993
emilmont 40:976df7c37ad5 994 #define TPI_DEVID_PTINVALID_Pos 9 /*!< TPI DEVID: PTINVALID Position */
emilmont 40:976df7c37ad5 995 #define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */
emilmont 40:976df7c37ad5 996
emilmont 40:976df7c37ad5 997 #define TPI_DEVID_MinBufSz_Pos 6 /*!< TPI DEVID: MinBufSz Position */
emilmont 40:976df7c37ad5 998 #define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */
emilmont 40:976df7c37ad5 999
emilmont 40:976df7c37ad5 1000 #define TPI_DEVID_AsynClkIn_Pos 5 /*!< TPI DEVID: AsynClkIn Position */
emilmont 40:976df7c37ad5 1001 #define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */
emilmont 40:976df7c37ad5 1002
emilmont 40:976df7c37ad5 1003 #define TPI_DEVID_NrTraceInput_Pos 0 /*!< TPI DEVID: NrTraceInput Position */
emilmont 40:976df7c37ad5 1004 #define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /*!< TPI DEVID: NrTraceInput Mask */
emilmont 40:976df7c37ad5 1005
emilmont 40:976df7c37ad5 1006 /* TPI DEVTYPE Register Definitions */
emilmont 40:976df7c37ad5 1007 #define TPI_DEVTYPE_SubType_Pos 0 /*!< TPI DEVTYPE: SubType Position */
emilmont 40:976df7c37ad5 1008 #define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /*!< TPI DEVTYPE: SubType Mask */
emilmont 40:976df7c37ad5 1009
emilmont 40:976df7c37ad5 1010 #define TPI_DEVTYPE_MajorType_Pos 4 /*!< TPI DEVTYPE: MajorType Position */
emilmont 40:976df7c37ad5 1011 #define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */
emilmont 40:976df7c37ad5 1012
emilmont 40:976df7c37ad5 1013 /*@}*/ /* end of group CMSIS_TPI */
emilmont 40:976df7c37ad5 1014
emilmont 40:976df7c37ad5 1015
emilmont 40:976df7c37ad5 1016 #if (__MPU_PRESENT == 1)
emilmont 40:976df7c37ad5 1017 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 1018 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
emilmont 40:976df7c37ad5 1019 \brief Type definitions for the Memory Protection Unit (MPU)
emilmont 40:976df7c37ad5 1020 @{
emilmont 40:976df7c37ad5 1021 */
emilmont 40:976df7c37ad5 1022
emilmont 40:976df7c37ad5 1023 /** \brief Structure type to access the Memory Protection Unit (MPU).
emilmont 40:976df7c37ad5 1024 */
emilmont 40:976df7c37ad5 1025 typedef struct
emilmont 40:976df7c37ad5 1026 {
emilmont 40:976df7c37ad5 1027 __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */
emilmont 40:976df7c37ad5 1028 __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */
emilmont 40:976df7c37ad5 1029 __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */
emilmont 40:976df7c37ad5 1030 __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */
emilmont 40:976df7c37ad5 1031 __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */
emilmont 40:976df7c37ad5 1032 __IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */
emilmont 40:976df7c37ad5 1033 __IO uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */
emilmont 40:976df7c37ad5 1034 __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */
emilmont 40:976df7c37ad5 1035 __IO uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */
emilmont 40:976df7c37ad5 1036 __IO uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */
emilmont 40:976df7c37ad5 1037 __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */
emilmont 40:976df7c37ad5 1038 } MPU_Type;
emilmont 40:976df7c37ad5 1039
emilmont 40:976df7c37ad5 1040 /* MPU Type Register */
emilmont 40:976df7c37ad5 1041 #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */
emilmont 40:976df7c37ad5 1042 #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */
emilmont 40:976df7c37ad5 1043
emilmont 40:976df7c37ad5 1044 #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */
emilmont 40:976df7c37ad5 1045 #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */
emilmont 40:976df7c37ad5 1046
emilmont 40:976df7c37ad5 1047 #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */
emilmont 40:976df7c37ad5 1048 #define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */
emilmont 40:976df7c37ad5 1049
emilmont 40:976df7c37ad5 1050 /* MPU Control Register */
emilmont 40:976df7c37ad5 1051 #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */
emilmont 40:976df7c37ad5 1052 #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */
emilmont 40:976df7c37ad5 1053
emilmont 40:976df7c37ad5 1054 #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */
emilmont 40:976df7c37ad5 1055 #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */
emilmont 40:976df7c37ad5 1056
emilmont 40:976df7c37ad5 1057 #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */
emilmont 40:976df7c37ad5 1058 #define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */
emilmont 40:976df7c37ad5 1059
emilmont 40:976df7c37ad5 1060 /* MPU Region Number Register */
emilmont 40:976df7c37ad5 1061 #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */
emilmont 40:976df7c37ad5 1062 #define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */
emilmont 40:976df7c37ad5 1063
emilmont 40:976df7c37ad5 1064 /* MPU Region Base Address Register */
emilmont 40:976df7c37ad5 1065 #define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */
emilmont 40:976df7c37ad5 1066 #define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */
emilmont 40:976df7c37ad5 1067
emilmont 40:976df7c37ad5 1068 #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */
emilmont 40:976df7c37ad5 1069 #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */
emilmont 40:976df7c37ad5 1070
emilmont 40:976df7c37ad5 1071 #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */
emilmont 40:976df7c37ad5 1072 #define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */
emilmont 40:976df7c37ad5 1073
emilmont 40:976df7c37ad5 1074 /* MPU Region Attribute and Size Register */
emilmont 40:976df7c37ad5 1075 #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */
emilmont 40:976df7c37ad5 1076 #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */
emilmont 40:976df7c37ad5 1077
emimon01 46:890817bdcffb 1078 #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */
emimon01 46:890817bdcffb 1079 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */
emimon01 46:890817bdcffb 1080
emimon01 46:890817bdcffb 1081 #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */
emimon01 46:890817bdcffb 1082 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */
emimon01 46:890817bdcffb 1083
emimon01 46:890817bdcffb 1084 #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */
emimon01 46:890817bdcffb 1085 #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */
emimon01 46:890817bdcffb 1086
emimon01 46:890817bdcffb 1087 #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */
emimon01 46:890817bdcffb 1088 #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */
emimon01 46:890817bdcffb 1089
emimon01 46:890817bdcffb 1090 #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */
emimon01 46:890817bdcffb 1091 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
emimon01 46:890817bdcffb 1092
emimon01 46:890817bdcffb 1093 #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */
emimon01 46:890817bdcffb 1094 #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */
emimon01 46:890817bdcffb 1095
emilmont 40:976df7c37ad5 1096 #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */
emilmont 40:976df7c37ad5 1097 #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */
emilmont 40:976df7c37ad5 1098
emilmont 40:976df7c37ad5 1099 #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */
emilmont 40:976df7c37ad5 1100 #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */
emilmont 40:976df7c37ad5 1101
emilmont 40:976df7c37ad5 1102 #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */
emilmont 40:976df7c37ad5 1103 #define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */
emilmont 40:976df7c37ad5 1104
emilmont 40:976df7c37ad5 1105 /*@} end of group CMSIS_MPU */
emilmont 40:976df7c37ad5 1106 #endif
emilmont 40:976df7c37ad5 1107
emilmont 40:976df7c37ad5 1108
emilmont 40:976df7c37ad5 1109 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 1110 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
emilmont 40:976df7c37ad5 1111 \brief Type definitions for the Core Debug Registers
emilmont 40:976df7c37ad5 1112 @{
emilmont 40:976df7c37ad5 1113 */
emilmont 40:976df7c37ad5 1114
emilmont 40:976df7c37ad5 1115 /** \brief Structure type to access the Core Debug Register (CoreDebug).
emilmont 40:976df7c37ad5 1116 */
emilmont 40:976df7c37ad5 1117 typedef struct
emilmont 40:976df7c37ad5 1118 {
emilmont 40:976df7c37ad5 1119 __IO uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */
emilmont 40:976df7c37ad5 1120 __O uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */
emilmont 40:976df7c37ad5 1121 __IO uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */
emilmont 40:976df7c37ad5 1122 __IO uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */
emilmont 40:976df7c37ad5 1123 } CoreDebug_Type;
emilmont 40:976df7c37ad5 1124
emilmont 40:976df7c37ad5 1125 /* Debug Halting Control and Status Register */
emilmont 40:976df7c37ad5 1126 #define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */
emilmont 40:976df7c37ad5 1127 #define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */
emilmont 40:976df7c37ad5 1128
emilmont 40:976df7c37ad5 1129 #define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */
emilmont 40:976df7c37ad5 1130 #define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */
emilmont 40:976df7c37ad5 1131
emilmont 40:976df7c37ad5 1132 #define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
emilmont 40:976df7c37ad5 1133 #define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
emilmont 40:976df7c37ad5 1134
emilmont 40:976df7c37ad5 1135 #define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */
emilmont 40:976df7c37ad5 1136 #define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */
emilmont 40:976df7c37ad5 1137
emilmont 40:976df7c37ad5 1138 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */
emilmont 40:976df7c37ad5 1139 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */
emilmont 40:976df7c37ad5 1140
emilmont 40:976df7c37ad5 1141 #define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */
emilmont 40:976df7c37ad5 1142 #define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */
emilmont 40:976df7c37ad5 1143
emilmont 40:976df7c37ad5 1144 #define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */
emilmont 40:976df7c37ad5 1145 #define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */
emilmont 40:976df7c37ad5 1146
emilmont 40:976df7c37ad5 1147 #define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
emilmont 40:976df7c37ad5 1148 #define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
emilmont 40:976df7c37ad5 1149
emilmont 40:976df7c37ad5 1150 #define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */
emilmont 40:976df7c37ad5 1151 #define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */
emilmont 40:976df7c37ad5 1152
emilmont 40:976df7c37ad5 1153 #define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */
emilmont 40:976df7c37ad5 1154 #define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */
emilmont 40:976df7c37ad5 1155
emilmont 40:976df7c37ad5 1156 #define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */
emilmont 40:976df7c37ad5 1157 #define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */
emilmont 40:976df7c37ad5 1158
emilmont 40:976df7c37ad5 1159 #define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */
emilmont 40:976df7c37ad5 1160 #define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
emilmont 40:976df7c37ad5 1161
emilmont 40:976df7c37ad5 1162 /* Debug Core Register Selector Register */
emilmont 40:976df7c37ad5 1163 #define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */
emilmont 40:976df7c37ad5 1164 #define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */
emilmont 40:976df7c37ad5 1165
emilmont 40:976df7c37ad5 1166 #define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */
emilmont 40:976df7c37ad5 1167 #define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */
emilmont 40:976df7c37ad5 1168
emilmont 40:976df7c37ad5 1169 /* Debug Exception and Monitor Control Register */
emilmont 40:976df7c37ad5 1170 #define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */
emilmont 40:976df7c37ad5 1171 #define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */
emilmont 40:976df7c37ad5 1172
emilmont 40:976df7c37ad5 1173 #define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */
emilmont 40:976df7c37ad5 1174 #define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */
emilmont 40:976df7c37ad5 1175
emilmont 40:976df7c37ad5 1176 #define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */
emilmont 40:976df7c37ad5 1177 #define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */
emilmont 40:976df7c37ad5 1178
emilmont 40:976df7c37ad5 1179 #define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */
emilmont 40:976df7c37ad5 1180 #define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */
emilmont 40:976df7c37ad5 1181
emilmont 40:976df7c37ad5 1182 #define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */
emilmont 40:976df7c37ad5 1183 #define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */
emilmont 40:976df7c37ad5 1184
emilmont 40:976df7c37ad5 1185 #define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */
emilmont 40:976df7c37ad5 1186 #define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */
emilmont 40:976df7c37ad5 1187
emilmont 40:976df7c37ad5 1188 #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */
emilmont 40:976df7c37ad5 1189 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */
emilmont 40:976df7c37ad5 1190
emilmont 40:976df7c37ad5 1191 #define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */
emilmont 40:976df7c37ad5 1192 #define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */
emilmont 40:976df7c37ad5 1193
emilmont 40:976df7c37ad5 1194 #define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */
emilmont 40:976df7c37ad5 1195 #define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */
emilmont 40:976df7c37ad5 1196
emilmont 40:976df7c37ad5 1197 #define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */
emilmont 40:976df7c37ad5 1198 #define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */
emilmont 40:976df7c37ad5 1199
emilmont 40:976df7c37ad5 1200 #define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */
emilmont 40:976df7c37ad5 1201 #define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
emilmont 40:976df7c37ad5 1202
emilmont 40:976df7c37ad5 1203 #define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */
emilmont 40:976df7c37ad5 1204 #define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */
emilmont 40:976df7c37ad5 1205
emilmont 40:976df7c37ad5 1206 #define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */
emilmont 40:976df7c37ad5 1207 #define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */
emilmont 40:976df7c37ad5 1208
emilmont 40:976df7c37ad5 1209 /*@} end of group CMSIS_CoreDebug */
emilmont 40:976df7c37ad5 1210
emilmont 40:976df7c37ad5 1211
emilmont 40:976df7c37ad5 1212 /** \ingroup CMSIS_core_register
emilmont 40:976df7c37ad5 1213 \defgroup CMSIS_core_base Core Definitions
emilmont 40:976df7c37ad5 1214 \brief Definitions for base addresses, unions, and structures.
emilmont 40:976df7c37ad5 1215 @{
emilmont 40:976df7c37ad5 1216 */
emilmont 40:976df7c37ad5 1217
emilmont 40:976df7c37ad5 1218 /* Memory mapping of Cortex-M3 Hardware */
emilmont 40:976df7c37ad5 1219 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
emilmont 40:976df7c37ad5 1220 #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */
emilmont 40:976df7c37ad5 1221 #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */
emilmont 40:976df7c37ad5 1222 #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */
emilmont 40:976df7c37ad5 1223 #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */
emilmont 40:976df7c37ad5 1224 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
emilmont 40:976df7c37ad5 1225 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
emilmont 40:976df7c37ad5 1226 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
emilmont 40:976df7c37ad5 1227
emilmont 40:976df7c37ad5 1228 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */
emilmont 40:976df7c37ad5 1229 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
emilmont 40:976df7c37ad5 1230 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
emilmont 40:976df7c37ad5 1231 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
emilmont 40:976df7c37ad5 1232 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */
emilmont 40:976df7c37ad5 1233 #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */
emilmont 40:976df7c37ad5 1234 #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */
emilmont 40:976df7c37ad5 1235 #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */
emilmont 40:976df7c37ad5 1236
emilmont 40:976df7c37ad5 1237 #if (__MPU_PRESENT == 1)
emilmont 40:976df7c37ad5 1238 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
emilmont 40:976df7c37ad5 1239 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
emilmont 40:976df7c37ad5 1240 #endif
emilmont 40:976df7c37ad5 1241
emilmont 40:976df7c37ad5 1242 /*@} */
emilmont 40:976df7c37ad5 1243
emilmont 40:976df7c37ad5 1244
emilmont 40:976df7c37ad5 1245
emilmont 40:976df7c37ad5 1246 /*******************************************************************************
emilmont 40:976df7c37ad5 1247 * Hardware Abstraction Layer
emilmont 40:976df7c37ad5 1248 Core Function Interface contains:
emilmont 40:976df7c37ad5 1249 - Core NVIC Functions
emilmont 40:976df7c37ad5 1250 - Core SysTick Functions
emilmont 40:976df7c37ad5 1251 - Core Debug Functions
emilmont 40:976df7c37ad5 1252 - Core Register Access Functions
emilmont 40:976df7c37ad5 1253 ******************************************************************************/
emilmont 40:976df7c37ad5 1254 /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
emilmont 40:976df7c37ad5 1255 */
emilmont 40:976df7c37ad5 1256
emilmont 40:976df7c37ad5 1257
emilmont 40:976df7c37ad5 1258
emilmont 40:976df7c37ad5 1259 /* ########################## NVIC functions #################################### */
emilmont 40:976df7c37ad5 1260 /** \ingroup CMSIS_Core_FunctionInterface
emilmont 40:976df7c37ad5 1261 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
emilmont 40:976df7c37ad5 1262 \brief Functions that manage interrupts and exceptions via the NVIC.
emilmont 40:976df7c37ad5 1263 @{
emilmont 40:976df7c37ad5 1264 */
emilmont 40:976df7c37ad5 1265
emilmont 40:976df7c37ad5 1266 /** \brief Set Priority Grouping
emilmont 40:976df7c37ad5 1267
emilmont 40:976df7c37ad5 1268 The function sets the priority grouping field using the required unlock sequence.
emilmont 40:976df7c37ad5 1269 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
emilmont 40:976df7c37ad5 1270 Only values from 0..7 are used.
emilmont 40:976df7c37ad5 1271 In case of a conflict between priority grouping and available
emilmont 40:976df7c37ad5 1272 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
emilmont 40:976df7c37ad5 1273
emilmont 40:976df7c37ad5 1274 \param [in] PriorityGroup Priority grouping field.
emilmont 40:976df7c37ad5 1275 */
emilmont 40:976df7c37ad5 1276 __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
emilmont 40:976df7c37ad5 1277 {
emilmont 40:976df7c37ad5 1278 uint32_t reg_value;
emilmont 40:976df7c37ad5 1279 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */
emilmont 40:976df7c37ad5 1280
emilmont 40:976df7c37ad5 1281 reg_value = SCB->AIRCR; /* read old register configuration */
emilmont 40:976df7c37ad5 1282 reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */
emilmont 40:976df7c37ad5 1283 reg_value = (reg_value |
emilmont 40:976df7c37ad5 1284 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
emilmont 40:976df7c37ad5 1285 (PriorityGroupTmp << 8)); /* Insert write key and priorty group */
emilmont 40:976df7c37ad5 1286 SCB->AIRCR = reg_value;
emilmont 40:976df7c37ad5 1287 }
emilmont 40:976df7c37ad5 1288
emilmont 40:976df7c37ad5 1289
emilmont 40:976df7c37ad5 1290 /** \brief Get Priority Grouping
emilmont 40:976df7c37ad5 1291
emilmont 40:976df7c37ad5 1292 The function reads the priority grouping field from the NVIC Interrupt Controller.
emilmont 40:976df7c37ad5 1293
emilmont 40:976df7c37ad5 1294 \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
emilmont 40:976df7c37ad5 1295 */
emilmont 40:976df7c37ad5 1296 __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
emilmont 40:976df7c37ad5 1297 {
emilmont 40:976df7c37ad5 1298 return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
emilmont 40:976df7c37ad5 1299 }
emilmont 40:976df7c37ad5 1300
emilmont 40:976df7c37ad5 1301
emilmont 40:976df7c37ad5 1302 /** \brief Enable External Interrupt
emilmont 40:976df7c37ad5 1303
emilmont 40:976df7c37ad5 1304 The function enables a device-specific interrupt in the NVIC interrupt controller.
emilmont 40:976df7c37ad5 1305
emilmont 40:976df7c37ad5 1306 \param [in] IRQn External interrupt number. Value cannot be negative.
emilmont 40:976df7c37ad5 1307 */
emilmont 40:976df7c37ad5 1308 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
emilmont 40:976df7c37ad5 1309 {
emilmont 40:976df7c37ad5 1310 NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
emilmont 40:976df7c37ad5 1311 }
emilmont 40:976df7c37ad5 1312
emilmont 40:976df7c37ad5 1313
emilmont 40:976df7c37ad5 1314 /** \brief Disable External Interrupt
emilmont 40:976df7c37ad5 1315
emilmont 40:976df7c37ad5 1316 The function disables a device-specific interrupt in the NVIC interrupt controller.
emilmont 40:976df7c37ad5 1317
emilmont 40:976df7c37ad5 1318 \param [in] IRQn External interrupt number. Value cannot be negative.
emilmont 40:976df7c37ad5 1319 */
emilmont 40:976df7c37ad5 1320 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
emilmont 40:976df7c37ad5 1321 {
emilmont 40:976df7c37ad5 1322 NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
emilmont 40:976df7c37ad5 1323 }
emilmont 40:976df7c37ad5 1324
emilmont 40:976df7c37ad5 1325
emilmont 40:976df7c37ad5 1326 /** \brief Get Pending Interrupt
emilmont 40:976df7c37ad5 1327
emilmont 40:976df7c37ad5 1328 The function reads the pending register in the NVIC and returns the pending bit
emilmont 40:976df7c37ad5 1329 for the specified interrupt.
emilmont 40:976df7c37ad5 1330
emilmont 40:976df7c37ad5 1331 \param [in] IRQn Interrupt number.
emilmont 40:976df7c37ad5 1332
emilmont 40:976df7c37ad5 1333 \return 0 Interrupt status is not pending.
emilmont 40:976df7c37ad5 1334 \return 1 Interrupt status is pending.
emilmont 40:976df7c37ad5 1335 */
emilmont 40:976df7c37ad5 1336 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
emilmont 40:976df7c37ad5 1337 {
emilmont 40:976df7c37ad5 1338 return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
emilmont 40:976df7c37ad5 1339 }
emilmont 40:976df7c37ad5 1340
emilmont 40:976df7c37ad5 1341
emilmont 40:976df7c37ad5 1342 /** \brief Set Pending Interrupt
emilmont 40:976df7c37ad5 1343
emilmont 40:976df7c37ad5 1344 The function sets the pending bit of an external interrupt.
emilmont 40:976df7c37ad5 1345
emilmont 40:976df7c37ad5 1346 \param [in] IRQn Interrupt number. Value cannot be negative.
emilmont 40:976df7c37ad5 1347 */
emilmont 40:976df7c37ad5 1348 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
emilmont 40:976df7c37ad5 1349 {
emilmont 40:976df7c37ad5 1350 NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
emilmont 40:976df7c37ad5 1351 }
emilmont 40:976df7c37ad5 1352
emilmont 40:976df7c37ad5 1353
emilmont 40:976df7c37ad5 1354 /** \brief Clear Pending Interrupt
emilmont 40:976df7c37ad5 1355
emilmont 40:976df7c37ad5 1356 The function clears the pending bit of an external interrupt.
emilmont 40:976df7c37ad5 1357
emilmont 40:976df7c37ad5 1358 \param [in] IRQn External interrupt number. Value cannot be negative.
emilmont 40:976df7c37ad5 1359 */
emilmont 40:976df7c37ad5 1360 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
emilmont 40:976df7c37ad5 1361 {
emilmont 40:976df7c37ad5 1362 NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
emilmont 40:976df7c37ad5 1363 }
emilmont 40:976df7c37ad5 1364
emilmont 40:976df7c37ad5 1365
emilmont 40:976df7c37ad5 1366 /** \brief Get Active Interrupt
emilmont 40:976df7c37ad5 1367
emilmont 40:976df7c37ad5 1368 The function reads the active register in NVIC and returns the active bit.
emilmont 40:976df7c37ad5 1369
emilmont 40:976df7c37ad5 1370 \param [in] IRQn Interrupt number.
emilmont 40:976df7c37ad5 1371
emilmont 40:976df7c37ad5 1372 \return 0 Interrupt status is not active.
emilmont 40:976df7c37ad5 1373 \return 1 Interrupt status is active.
emilmont 40:976df7c37ad5 1374 */
emilmont 40:976df7c37ad5 1375 __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
emilmont 40:976df7c37ad5 1376 {
emilmont 40:976df7c37ad5 1377 return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
emilmont 40:976df7c37ad5 1378 }
emilmont 40:976df7c37ad5 1379
emilmont 40:976df7c37ad5 1380
emilmont 40:976df7c37ad5 1381 /** \brief Set Interrupt Priority
emilmont 40:976df7c37ad5 1382
emilmont 40:976df7c37ad5 1383 The function sets the priority of an interrupt.
emilmont 40:976df7c37ad5 1384
emilmont 40:976df7c37ad5 1385 \note The priority cannot be set for every core interrupt.
emilmont 40:976df7c37ad5 1386
emilmont 40:976df7c37ad5 1387 \param [in] IRQn Interrupt number.
emilmont 40:976df7c37ad5 1388 \param [in] priority Priority to set.
emilmont 40:976df7c37ad5 1389 */
emilmont 40:976df7c37ad5 1390 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
emilmont 40:976df7c37ad5 1391 {
emilmont 40:976df7c37ad5 1392 if(IRQn < 0) {
emilmont 40:976df7c37ad5 1393 SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */
emilmont 40:976df7c37ad5 1394 else {
emilmont 40:976df7c37ad5 1395 NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */
emilmont 40:976df7c37ad5 1396 }
emilmont 40:976df7c37ad5 1397
emilmont 40:976df7c37ad5 1398
emilmont 40:976df7c37ad5 1399 /** \brief Get Interrupt Priority
emilmont 40:976df7c37ad5 1400
emilmont 40:976df7c37ad5 1401 The function reads the priority of an interrupt. The interrupt
emilmont 40:976df7c37ad5 1402 number can be positive to specify an external (device specific)
emilmont 40:976df7c37ad5 1403 interrupt, or negative to specify an internal (core) interrupt.
emilmont 40:976df7c37ad5 1404
emilmont 40:976df7c37ad5 1405
emilmont 40:976df7c37ad5 1406 \param [in] IRQn Interrupt number.
emilmont 40:976df7c37ad5 1407 \return Interrupt Priority. Value is aligned automatically to the implemented
emilmont 40:976df7c37ad5 1408 priority bits of the microcontroller.
emilmont 40:976df7c37ad5 1409 */
emilmont 40:976df7c37ad5 1410 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
emilmont 40:976df7c37ad5 1411 {
emilmont 40:976df7c37ad5 1412
emilmont 40:976df7c37ad5 1413 if(IRQn < 0) {
emilmont 40:976df7c37ad5 1414 return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */
emilmont 40:976df7c37ad5 1415 else {
emilmont 40:976df7c37ad5 1416 return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
emilmont 40:976df7c37ad5 1417 }
emilmont 40:976df7c37ad5 1418
emilmont 40:976df7c37ad5 1419
emilmont 40:976df7c37ad5 1420 /** \brief Encode Priority
emilmont 40:976df7c37ad5 1421
emilmont 40:976df7c37ad5 1422 The function encodes the priority for an interrupt with the given priority group,
emilmont 40:976df7c37ad5 1423 preemptive priority value, and subpriority value.
emilmont 40:976df7c37ad5 1424 In case of a conflict between priority grouping and available
emilmont 40:976df7c37ad5 1425 priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
emilmont 40:976df7c37ad5 1426
emilmont 40:976df7c37ad5 1427 \param [in] PriorityGroup Used priority group.
emilmont 40:976df7c37ad5 1428 \param [in] PreemptPriority Preemptive priority value (starting from 0).
emilmont 40:976df7c37ad5 1429 \param [in] SubPriority Subpriority value (starting from 0).
emilmont 40:976df7c37ad5 1430 \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
emilmont 40:976df7c37ad5 1431 */
emilmont 40:976df7c37ad5 1432 __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
emilmont 40:976df7c37ad5 1433 {
emilmont 40:976df7c37ad5 1434 uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
emilmont 40:976df7c37ad5 1435 uint32_t PreemptPriorityBits;
emilmont 40:976df7c37ad5 1436 uint32_t SubPriorityBits;
emilmont 40:976df7c37ad5 1437
emilmont 40:976df7c37ad5 1438 PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
emilmont 40:976df7c37ad5 1439 SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
emilmont 40:976df7c37ad5 1440
emilmont 40:976df7c37ad5 1441 return (
emilmont 40:976df7c37ad5 1442 ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
emilmont 40:976df7c37ad5 1443 ((SubPriority & ((1 << (SubPriorityBits )) - 1)))
emilmont 40:976df7c37ad5 1444 );
emilmont 40:976df7c37ad5 1445 }
emilmont 40:976df7c37ad5 1446
emilmont 40:976df7c37ad5 1447
emilmont 40:976df7c37ad5 1448 /** \brief Decode Priority
emilmont 40:976df7c37ad5 1449
emilmont 40:976df7c37ad5 1450 The function decodes an interrupt priority value with a given priority group to
emilmont 40:976df7c37ad5 1451 preemptive priority value and subpriority value.
emilmont 40:976df7c37ad5 1452 In case of a conflict between priority grouping and available
emilmont 40:976df7c37ad5 1453 priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
emilmont 40:976df7c37ad5 1454
emilmont 40:976df7c37ad5 1455 \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
emilmont 40:976df7c37ad5 1456 \param [in] PriorityGroup Used priority group.
emilmont 40:976df7c37ad5 1457 \param [out] pPreemptPriority Preemptive priority value (starting from 0).
emilmont 40:976df7c37ad5 1458 \param [out] pSubPriority Subpriority value (starting from 0).
emilmont 40:976df7c37ad5 1459 */
emilmont 40:976df7c37ad5 1460 __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
emilmont 40:976df7c37ad5 1461 {
emilmont 40:976df7c37ad5 1462 uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
emilmont 40:976df7c37ad5 1463 uint32_t PreemptPriorityBits;
emilmont 40:976df7c37ad5 1464 uint32_t SubPriorityBits;
emilmont 40:976df7c37ad5 1465
emilmont 40:976df7c37ad5 1466 PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
emilmont 40:976df7c37ad5 1467 SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
emilmont 40:976df7c37ad5 1468
emilmont 40:976df7c37ad5 1469 *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
emilmont 40:976df7c37ad5 1470 *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
emilmont 40:976df7c37ad5 1471 }
emilmont 40:976df7c37ad5 1472
emilmont 40:976df7c37ad5 1473
emilmont 40:976df7c37ad5 1474 /** \brief System Reset
emilmont 40:976df7c37ad5 1475
emilmont 40:976df7c37ad5 1476 The function initiates a system reset request to reset the MCU.
emilmont 40:976df7c37ad5 1477 */
emilmont 40:976df7c37ad5 1478 __STATIC_INLINE void NVIC_SystemReset(void)
emilmont 40:976df7c37ad5 1479 {
emilmont 40:976df7c37ad5 1480 __DSB(); /* Ensure all outstanding memory accesses included
emilmont 40:976df7c37ad5 1481 buffered write are completed before reset */
emilmont 40:976df7c37ad5 1482 SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) |
emilmont 40:976df7c37ad5 1483 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
emilmont 40:976df7c37ad5 1484 SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */
emilmont 40:976df7c37ad5 1485 __DSB(); /* Ensure completion of memory access */
emilmont 40:976df7c37ad5 1486 while(1); /* wait until reset */
emilmont 40:976df7c37ad5 1487 }
emilmont 40:976df7c37ad5 1488
emilmont 40:976df7c37ad5 1489 /*@} end of CMSIS_Core_NVICFunctions */
emilmont 40:976df7c37ad5 1490
emilmont 40:976df7c37ad5 1491
emilmont 40:976df7c37ad5 1492
emilmont 40:976df7c37ad5 1493 /* ################################## SysTick function ############################################ */
emilmont 40:976df7c37ad5 1494 /** \ingroup CMSIS_Core_FunctionInterface
emilmont 40:976df7c37ad5 1495 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
emilmont 40:976df7c37ad5 1496 \brief Functions that configure the System.
emilmont 40:976df7c37ad5 1497 @{
emilmont 40:976df7c37ad5 1498 */
emilmont 40:976df7c37ad5 1499
emilmont 40:976df7c37ad5 1500 #if (__Vendor_SysTickConfig == 0)
emilmont 40:976df7c37ad5 1501
emilmont 40:976df7c37ad5 1502 /** \brief System Tick Configuration
emilmont 40:976df7c37ad5 1503
emilmont 40:976df7c37ad5 1504 The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
emilmont 40:976df7c37ad5 1505 Counter is in free running mode to generate periodic interrupts.
emilmont 40:976df7c37ad5 1506
emilmont 40:976df7c37ad5 1507 \param [in] ticks Number of ticks between two interrupts.
emilmont 40:976df7c37ad5 1508
emilmont 40:976df7c37ad5 1509 \return 0 Function succeeded.
emilmont 40:976df7c37ad5 1510 \return 1 Function failed.
emilmont 40:976df7c37ad5 1511
emilmont 40:976df7c37ad5 1512 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
emilmont 40:976df7c37ad5 1513 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
emilmont 40:976df7c37ad5 1514 must contain a vendor-specific implementation of this function.
emilmont 40:976df7c37ad5 1515
emilmont 40:976df7c37ad5 1516 */
emilmont 40:976df7c37ad5 1517 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
emilmont 40:976df7c37ad5 1518 {
emimon01 46:890817bdcffb 1519 if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
emilmont 40:976df7c37ad5 1520
emimon01 46:890817bdcffb 1521 SysTick->LOAD = ticks - 1; /* set reload register */
emilmont 40:976df7c37ad5 1522 NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
emilmont 40:976df7c37ad5 1523 SysTick->VAL = 0; /* Load the SysTick Counter Value */
emilmont 40:976df7c37ad5 1524 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
emilmont 40:976df7c37ad5 1525 SysTick_CTRL_TICKINT_Msk |
emilmont 40:976df7c37ad5 1526 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
emilmont 40:976df7c37ad5 1527 return (0); /* Function successful */
emilmont 40:976df7c37ad5 1528 }
emilmont 40:976df7c37ad5 1529
emilmont 40:976df7c37ad5 1530 #endif
emilmont 40:976df7c37ad5 1531
emilmont 40:976df7c37ad5 1532 /*@} end of CMSIS_Core_SysTickFunctions */
emilmont 40:976df7c37ad5 1533
emilmont 40:976df7c37ad5 1534
emilmont 40:976df7c37ad5 1535
emilmont 40:976df7c37ad5 1536 /* ##################################### Debug In/Output function ########################################### */
emilmont 40:976df7c37ad5 1537 /** \ingroup CMSIS_Core_FunctionInterface
emilmont 40:976df7c37ad5 1538 \defgroup CMSIS_core_DebugFunctions ITM Functions
emilmont 40:976df7c37ad5 1539 \brief Functions that access the ITM debug interface.
emilmont 40:976df7c37ad5 1540 @{
emilmont 40:976df7c37ad5 1541 */
emilmont 40:976df7c37ad5 1542
emilmont 40:976df7c37ad5 1543 extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */
emilmont 40:976df7c37ad5 1544 #define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
emilmont 40:976df7c37ad5 1545
emilmont 40:976df7c37ad5 1546
emilmont 40:976df7c37ad5 1547 /** \brief ITM Send Character
emilmont 40:976df7c37ad5 1548
emilmont 40:976df7c37ad5 1549 The function transmits a character via the ITM channel 0, and
emilmont 40:976df7c37ad5 1550 \li Just returns when no debugger is connected that has booked the output.
emilmont 40:976df7c37ad5 1551 \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
emilmont 40:976df7c37ad5 1552
emilmont 40:976df7c37ad5 1553 \param [in] ch Character to transmit.
emilmont 40:976df7c37ad5 1554
emilmont 40:976df7c37ad5 1555 \returns Character to transmit.
emilmont 40:976df7c37ad5 1556 */
emilmont 40:976df7c37ad5 1557 __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
emilmont 40:976df7c37ad5 1558 {
emilmont 40:976df7c37ad5 1559 if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */
emilmont 40:976df7c37ad5 1560 (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */
emilmont 40:976df7c37ad5 1561 {
emilmont 40:976df7c37ad5 1562 while (ITM->PORT[0].u32 == 0);
emilmont 40:976df7c37ad5 1563 ITM->PORT[0].u8 = (uint8_t) ch;
emilmont 40:976df7c37ad5 1564 }
emilmont 40:976df7c37ad5 1565 return (ch);
emilmont 40:976df7c37ad5 1566 }
emilmont 40:976df7c37ad5 1567
emilmont 40:976df7c37ad5 1568
emilmont 40:976df7c37ad5 1569 /** \brief ITM Receive Character
emilmont 40:976df7c37ad5 1570
emilmont 40:976df7c37ad5 1571 The function inputs a character via the external variable \ref ITM_RxBuffer.
emilmont 40:976df7c37ad5 1572
emilmont 40:976df7c37ad5 1573 \return Received character.
emilmont 40:976df7c37ad5 1574 \return -1 No character pending.
emilmont 40:976df7c37ad5 1575 */
emilmont 40:976df7c37ad5 1576 __STATIC_INLINE int32_t ITM_ReceiveChar (void) {
emilmont 40:976df7c37ad5 1577 int32_t ch = -1; /* no character available */
emilmont 40:976df7c37ad5 1578
emilmont 40:976df7c37ad5 1579 if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
emilmont 40:976df7c37ad5 1580 ch = ITM_RxBuffer;
emilmont 40:976df7c37ad5 1581 ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
emilmont 40:976df7c37ad5 1582 }
emilmont 40:976df7c37ad5 1583
emilmont 40:976df7c37ad5 1584 return (ch);
emilmont 40:976df7c37ad5 1585 }
emilmont 40:976df7c37ad5 1586
emilmont 40:976df7c37ad5 1587
emilmont 40:976df7c37ad5 1588 /** \brief ITM Check Character
emilmont 40:976df7c37ad5 1589
emilmont 40:976df7c37ad5 1590 The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
emilmont 40:976df7c37ad5 1591
emilmont 40:976df7c37ad5 1592 \return 0 No character available.
emilmont 40:976df7c37ad5 1593 \return 1 Character available.
emilmont 40:976df7c37ad5 1594 */
emilmont 40:976df7c37ad5 1595 __STATIC_INLINE int32_t ITM_CheckChar (void) {
emilmont 40:976df7c37ad5 1596
emilmont 40:976df7c37ad5 1597 if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
emilmont 40:976df7c37ad5 1598 return (0); /* no character available */
emilmont 40:976df7c37ad5 1599 } else {
emilmont 40:976df7c37ad5 1600 return (1); /* character available */
emilmont 40:976df7c37ad5 1601 }
emilmont 40:976df7c37ad5 1602 }
emilmont 40:976df7c37ad5 1603
emilmont 40:976df7c37ad5 1604 /*@} end of CMSIS_core_DebugFunctions */
emilmont 40:976df7c37ad5 1605
emilmont 40:976df7c37ad5 1606 #endif /* __CORE_CM3_H_DEPENDANT */
emilmont 40:976df7c37ad5 1607
emilmont 40:976df7c37ad5 1608 #endif /* __CMSIS_GENERIC */
emilmont 40:976df7c37ad5 1609
emilmont 40:976df7c37ad5 1610 #ifdef __cplusplus
emilmont 40:976df7c37ad5 1611 }
emilmont 40:976df7c37ad5 1612 #endif