mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

LPC2368/GCC_ARM/vector_defns.h@27:7110ebee3484, 2011-11-29 (annotated)

Committer:
emilmont
Date:
Tue Nov 29 14:59:27 2011 +0000
Revision:
27:7110ebee3484
New Libraries 11.11

Who changed what in which revision?

UserRevisionLine numberNew contents of line
emilmont 27:7110ebee3484 1 /* mbed Microcontroller Library - Vectors
emilmont 27:7110ebee3484 2 * Copyright (c) 2006-2009 ARM Limited. All rights reserved.
emilmont 27:7110ebee3484 3 */
emilmont 27:7110ebee3484 4
emilmont 27:7110ebee3484 5 #ifndef MBED_VECTOR_DEFNS_H
emilmont 27:7110ebee3484 6 #define MBED_VECTOR_DEFNS_H
emilmont 27:7110ebee3484 7
emilmont 27:7110ebee3484 8 // Assember Macros
emilmont 27:7110ebee3484 9 #ifdef __ARMCC_VERSION
emilmont 27:7110ebee3484 10 #define EXPORT(x) EXPORT x
emilmont 27:7110ebee3484 11 #define WEAK_EXPORT(x) EXPORT x [WEAK]
emilmont 27:7110ebee3484 12 #define IMPORT(x) IMPORT x
emilmont 27:7110ebee3484 13 #define LABEL(x) x
emilmont 27:7110ebee3484 14 #else
emilmont 27:7110ebee3484 15 #define EXPORT(x) .global x
emilmont 27:7110ebee3484 16 #define WEAK_EXPORT(x) .weak x
emilmont 27:7110ebee3484 17 #define IMPORT(x) .global x
emilmont 27:7110ebee3484 18 #define LABEL(x) x:
emilmont 27:7110ebee3484 19 #endif
emilmont 27:7110ebee3484 20
emilmont 27:7110ebee3484 21 // RealMonitor
emilmont 27:7110ebee3484 22 // Requires RAM (0x40000040-0x4000011F) to be allocated by the linker
emilmont 27:7110ebee3484 23
emilmont 27:7110ebee3484 24 // RealMonitor entry points
emilmont 27:7110ebee3484 25 #define rm_init_entry 0x7fffff91
emilmont 27:7110ebee3484 26 #define rm_undef_handler 0x7fffffa0
emilmont 27:7110ebee3484 27 #define rm_prefetchabort_handler 0x7fffffb0
emilmont 27:7110ebee3484 28 #define rm_dataabort_handler 0x7fffffc0
emilmont 27:7110ebee3484 29 #define rm_irqhandler2 0x7fffffe0
emilmont 27:7110ebee3484 30 //#define rm_RunningToStopped 0x7ffff808 // ARM - MBED64
emilmont 27:7110ebee3484 31 #define rm_RunningToStopped 0x7ffff820 // ARM - PHAT40
emilmont 27:7110ebee3484 32
emilmont 27:7110ebee3484 33 // Unofficial RealMonitor entry points and variables
emilmont 27:7110ebee3484 34 #define RM_MSG_SWI 0x00940000
emilmont 27:7110ebee3484 35 #define StateP 0x40000040
emilmont 27:7110ebee3484 36
emilmont 27:7110ebee3484 37 // VIC register addresses
emilmont 27:7110ebee3484 38 #define VIC_Base 0xfffff000
emilmont 27:7110ebee3484 39 #define VICAddress_Offset 0xf00
emilmont 27:7110ebee3484 40 #define VICVectAddr2_Offset 0x108
emilmont 27:7110ebee3484 41 #define VICVectAddr3_Offset 0x10c
emilmont 27:7110ebee3484 42 #define VICIntEnClr_Offset 0x014
emilmont 27:7110ebee3484 43 #define VICIntEnClr (*(volatile unsigned long *)(VIC_Base + 0x014))
emilmont 27:7110ebee3484 44 #define VICVectAddr2 (*(volatile unsigned long *)(VIC_Base + 0x108))
emilmont 27:7110ebee3484 45 #define VICVectAddr3 (*(volatile unsigned long *)(VIC_Base + 0x10C))
emilmont 27:7110ebee3484 46
emilmont 27:7110ebee3484 47 // ARM Mode bits and Interrupt flags in PSRs
emilmont 27:7110ebee3484 48 #define Mode_USR 0x10
emilmont 27:7110ebee3484 49 #define Mode_FIQ 0x11
emilmont 27:7110ebee3484 50 #define Mode_IRQ 0x12
emilmont 27:7110ebee3484 51 #define Mode_SVC 0x13
emilmont 27:7110ebee3484 52 #define Mode_ABT 0x17
emilmont 27:7110ebee3484 53 #define Mode_UND 0x1B
emilmont 27:7110ebee3484 54 #define Mode_SYS 0x1F
emilmont 27:7110ebee3484 55 #define I_Bit 0x80 // when I bit is set, IRQ is disabled
emilmont 27:7110ebee3484 56 #define F_Bit 0x40 // when F bit is set, FIQ is disabled
emilmont 27:7110ebee3484 57
emilmont 27:7110ebee3484 58 // MCU RAM
emilmont 27:7110ebee3484 59 #define LPC2368_RAM_ADDRESS 0x40000000 // RAM Base
emilmont 27:7110ebee3484 60 #define LPC2368_RAM_SIZE 0x8000 // 32KB
emilmont 27:7110ebee3484 61
emilmont 27:7110ebee3484 62 // ISR Stack Allocation
emilmont 27:7110ebee3484 63 #define UND_stack_size 0x00000040
emilmont 27:7110ebee3484 64 #define SVC_stack_size 0x00000040
emilmont 27:7110ebee3484 65 #define ABT_stack_size 0x00000040
emilmont 27:7110ebee3484 66 #define FIQ_stack_size 0x00000000
emilmont 27:7110ebee3484 67 #define IRQ_stack_size 0x00000040
emilmont 27:7110ebee3484 68
emilmont 27:7110ebee3484 69 #define ISR_stack_size (UND_stack_size + SVC_stack_size + ABT_stack_size + FIQ_stack_size + IRQ_stack_size)
emilmont 27:7110ebee3484 70
emilmont 27:7110ebee3484 71 // Full Descending Stack, so top-most stack points to just above the top of RAM
emilmont 27:7110ebee3484 72 #define LPC2368_STACK_TOP (LPC2368_RAM_ADDRESS + LPC2368_RAM_SIZE)
emilmont 27:7110ebee3484 73 #define USR_STACK_TOP (LPC2368_STACK_TOP - ISR_stack_size)
emilmont 27:7110ebee3484 74
emilmont 27:7110ebee3484 75 #endif