The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 145:64910690c574 1 /**
AnnaBridge 145:64910690c574 2 ******************************************************************************
AnnaBridge 145:64910690c574 3 * @file stm32f2xx_ll_dac.h
AnnaBridge 145:64910690c574 4 * @author MCD Application Team
AnnaBridge 145:64910690c574 5 * @version V1.2.1
AnnaBridge 145:64910690c574 6 * @date 14-April-2017
AnnaBridge 145:64910690c574 7 * @brief Header file of DAC LL module.
AnnaBridge 145:64910690c574 8 ******************************************************************************
AnnaBridge 145:64910690c574 9 * @attention
AnnaBridge 145:64910690c574 10 *
AnnaBridge 145:64910690c574 11 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
AnnaBridge 145:64910690c574 12 *
AnnaBridge 145:64910690c574 13 * Redistribution and use in source and binary forms, with or without modification,
AnnaBridge 145:64910690c574 14 * are permitted provided that the following conditions are met:
AnnaBridge 145:64910690c574 15 * 1. Redistributions of source code must retain the above copyright notice,
AnnaBridge 145:64910690c574 16 * this list of conditions and the following disclaimer.
AnnaBridge 145:64910690c574 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
AnnaBridge 145:64910690c574 18 * this list of conditions and the following disclaimer in the documentation
AnnaBridge 145:64910690c574 19 * and/or other materials provided with the distribution.
AnnaBridge 145:64910690c574 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
AnnaBridge 145:64910690c574 21 * may be used to endorse or promote products derived from this software
AnnaBridge 145:64910690c574 22 * without specific prior written permission.
AnnaBridge 145:64910690c574 23 *
AnnaBridge 145:64910690c574 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AnnaBridge 145:64910690c574 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
AnnaBridge 145:64910690c574 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
AnnaBridge 145:64910690c574 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
AnnaBridge 145:64910690c574 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
AnnaBridge 145:64910690c574 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
AnnaBridge 145:64910690c574 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
AnnaBridge 145:64910690c574 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
AnnaBridge 145:64910690c574 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
AnnaBridge 145:64910690c574 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
AnnaBridge 145:64910690c574 34 *
AnnaBridge 145:64910690c574 35 ******************************************************************************
AnnaBridge 145:64910690c574 36 */
AnnaBridge 145:64910690c574 37
AnnaBridge 145:64910690c574 38 /* Define to prevent recursive inclusion -------------------------------------*/
AnnaBridge 145:64910690c574 39 #ifndef __STM32F2xx_LL_DAC_H
AnnaBridge 145:64910690c574 40 #define __STM32F2xx_LL_DAC_H
AnnaBridge 145:64910690c574 41
AnnaBridge 145:64910690c574 42 #ifdef __cplusplus
AnnaBridge 145:64910690c574 43 extern "C" {
AnnaBridge 145:64910690c574 44 #endif
AnnaBridge 145:64910690c574 45
AnnaBridge 145:64910690c574 46 /* Includes ------------------------------------------------------------------*/
AnnaBridge 145:64910690c574 47 #include "stm32f2xx.h"
AnnaBridge 145:64910690c574 48
AnnaBridge 145:64910690c574 49 /** @addtogroup STM32F2xx_LL_Driver
AnnaBridge 145:64910690c574 50 * @{
AnnaBridge 145:64910690c574 51 */
AnnaBridge 145:64910690c574 52
AnnaBridge 145:64910690c574 53 #if defined(DAC)
AnnaBridge 145:64910690c574 54
AnnaBridge 145:64910690c574 55 /** @defgroup DAC_LL DAC
AnnaBridge 145:64910690c574 56 * @{
AnnaBridge 145:64910690c574 57 */
AnnaBridge 145:64910690c574 58
AnnaBridge 145:64910690c574 59 /* Private types -------------------------------------------------------------*/
AnnaBridge 145:64910690c574 60 /* Private variables ---------------------------------------------------------*/
AnnaBridge 145:64910690c574 61
AnnaBridge 145:64910690c574 62 /* Private constants ---------------------------------------------------------*/
AnnaBridge 145:64910690c574 63 /** @defgroup DAC_LL_Private_Constants DAC Private Constants
AnnaBridge 145:64910690c574 64 * @{
AnnaBridge 145:64910690c574 65 */
AnnaBridge 145:64910690c574 66
AnnaBridge 145:64910690c574 67 /* Internal masks for DAC channels definition */
AnnaBridge 145:64910690c574 68 /* To select into literal LL_DAC_CHANNEL_x the relevant bits for: */
AnnaBridge 145:64910690c574 69 /* - channel bits position into register CR */
AnnaBridge 145:64910690c574 70 /* - channel bits position into register SWTRIG */
AnnaBridge 145:64910690c574 71 /* - channel register offset of data holding register DHRx */
AnnaBridge 145:64910690c574 72 /* - channel register offset of data output register DORx */
AnnaBridge 145:64910690c574 73 #define DAC_CR_CH1_BITOFFSET 0U /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 1 */
AnnaBridge 145:64910690c574 74 #define DAC_CR_CH2_BITOFFSET 16U /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 2 */
AnnaBridge 145:64910690c574 75 #define DAC_CR_CHX_BITOFFSET_MASK (DAC_CR_CH1_BITOFFSET | DAC_CR_CH2_BITOFFSET)
AnnaBridge 145:64910690c574 76
AnnaBridge 145:64910690c574 77 #define DAC_SWTR_CH1 (DAC_SWTRIGR_SWTRIG1) /* Channel bit into register SWTRIGR of channel 1. This bit is into area of LL_DAC_CR_CHx_BITOFFSET but excluded by mask DAC_CR_CHX_BITOFFSET_MASK (done to be enable to trig SW start of both DAC channels simultaneously). */
AnnaBridge 145:64910690c574 78 #define DAC_SWTR_CH2 (DAC_SWTRIGR_SWTRIG2) /* Channel bit into register SWTRIGR of channel 2. This bit is into area of LL_DAC_CR_CHx_BITOFFSET but excluded by mask DAC_CR_CHX_BITOFFSET_MASK (done to be enable to trig SW start of both DAC channels simultaneously). */
AnnaBridge 145:64910690c574 79 #define DAC_SWTR_CHX_MASK (DAC_SWTR_CH1 | DAC_SWTR_CH2)
AnnaBridge 145:64910690c574 80
AnnaBridge 145:64910690c574 81 #define DAC_REG_DHR12R1_REGOFFSET 0x00000000U /* Register DHR12Rx channel 1 taken as reference */
AnnaBridge 145:64910690c574 82 #define DAC_REG_DHR12L1_REGOFFSET 0x00100000U /* Register offset of DHR12Lx channel 1 versus DHR12Rx channel 1 (shifted left of 20 bits) */
AnnaBridge 145:64910690c574 83 #define DAC_REG_DHR8R1_REGOFFSET 0x02000000U /* Register offset of DHR8Rx channel 1 versus DHR12Rx channel 1 (shifted left of 24 bits) */
AnnaBridge 145:64910690c574 84 #define DAC_REG_DHR12R2_REGOFFSET 0x00030000U /* Register offset of DHR12Rx channel 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */
AnnaBridge 145:64910690c574 85 #define DAC_REG_DHR12L2_REGOFFSET 0x00400000U /* Register offset of DHR12Lx channel 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */
AnnaBridge 145:64910690c574 86 #define DAC_REG_DHR8R2_REGOFFSET 0x05000000U /* Register offset of DHR8Rx channel 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */
AnnaBridge 145:64910690c574 87 #define DAC_REG_DHR12RX_REGOFFSET_MASK 0x000F0000U
AnnaBridge 145:64910690c574 88 #define DAC_REG_DHR12LX_REGOFFSET_MASK 0x00F00000U
AnnaBridge 145:64910690c574 89 #define DAC_REG_DHR8RX_REGOFFSET_MASK 0x0F000000U
AnnaBridge 145:64910690c574 90 #define DAC_REG_DHRX_REGOFFSET_MASK (DAC_REG_DHR12RX_REGOFFSET_MASK | DAC_REG_DHR12LX_REGOFFSET_MASK | DAC_REG_DHR8RX_REGOFFSET_MASK)
AnnaBridge 145:64910690c574 91
AnnaBridge 145:64910690c574 92 #define DAC_REG_DOR1_REGOFFSET 0x00000000U /* Register DORx channel 1 taken as reference */
AnnaBridge 145:64910690c574 93 #define DAC_REG_DOR2_REGOFFSET 0x10000000U /* Register offset of DORx channel 1 versus DORx channel 2 (shifted left of 28 bits) */
AnnaBridge 145:64910690c574 94 #define DAC_REG_DORX_REGOFFSET_MASK (DAC_REG_DOR1_REGOFFSET | DAC_REG_DOR2_REGOFFSET)
AnnaBridge 145:64910690c574 95
AnnaBridge 145:64910690c574 96 /* DAC registers bits positions */
AnnaBridge 145:64910690c574 97 #define DAC_DHR12RD_DACC2DHR_BITOFFSET_POS 16U /* Value equivalent to POSITION_VAL(DAC_DHR12RD_DACC2DHR) */
AnnaBridge 145:64910690c574 98 #define DAC_DHR12LD_DACC2DHR_BITOFFSET_POS 20U /* Value equivalent to POSITION_VAL(DAC_DHR12LD_DACC2DHR) */
AnnaBridge 145:64910690c574 99 #define DAC_DHR8RD_DACC2DHR_BITOFFSET_POS 8U /* Value equivalent to POSITION_VAL(DAC_DHR8RD_DACC2DHR) */
AnnaBridge 145:64910690c574 100
AnnaBridge 145:64910690c574 101 /* Miscellaneous data */
AnnaBridge 145:64910690c574 102 #define DAC_DIGITAL_SCALE_12BITS 4095U /* Full-scale digital value with a resolution of 12 bits (voltage range determined by analog voltage references Vref+ and Vref-, refer to reference manual) */
AnnaBridge 145:64910690c574 103
AnnaBridge 145:64910690c574 104 /**
AnnaBridge 145:64910690c574 105 * @}
AnnaBridge 145:64910690c574 106 */
AnnaBridge 145:64910690c574 107
AnnaBridge 145:64910690c574 108
AnnaBridge 145:64910690c574 109 /* Private macros ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 110 /** @defgroup DAC_LL_Private_Macros DAC Private Macros
AnnaBridge 145:64910690c574 111 * @{
AnnaBridge 145:64910690c574 112 */
AnnaBridge 145:64910690c574 113
AnnaBridge 145:64910690c574 114 /**
AnnaBridge 145:64910690c574 115 * @brief Driver macro reserved for internal use: isolate bits with the
AnnaBridge 145:64910690c574 116 * selected mask and shift them to the register LSB
AnnaBridge 145:64910690c574 117 * (shift mask on register position bit 0).
AnnaBridge 145:64910690c574 118 * @param __BITS__ Bits in register 32 bits
AnnaBridge 145:64910690c574 119 * @param __MASK__ Mask in register 32 bits
AnnaBridge 145:64910690c574 120 * @retval Bits in register 32 bits
AnnaBridge 145:64910690c574 121 */
AnnaBridge 145:64910690c574 122 #define __DAC_MASK_SHIFT(__BITS__, __MASK__) \
AnnaBridge 145:64910690c574 123 (((__BITS__) & (__MASK__)) >> POSITION_VAL((__MASK__)))
AnnaBridge 145:64910690c574 124
AnnaBridge 145:64910690c574 125 /**
AnnaBridge 145:64910690c574 126 * @brief Driver macro reserved for internal use: set a pointer to
AnnaBridge 145:64910690c574 127 * a register from a register basis from which an offset
AnnaBridge 145:64910690c574 128 * is applied.
AnnaBridge 145:64910690c574 129 * @param __REG__ Register basis from which the offset is applied.
AnnaBridge 145:64910690c574 130 * @param __REG_OFFFSET__ Offset to be applied (unit: number of registers).
AnnaBridge 145:64910690c574 131 * @retval Pointer to register address
AnnaBridge 145:64910690c574 132 */
AnnaBridge 145:64910690c574 133 #define __DAC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__) \
AnnaBridge 145:64910690c574 134 ((uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2U))))
AnnaBridge 145:64910690c574 135
AnnaBridge 145:64910690c574 136 /**
AnnaBridge 145:64910690c574 137 * @}
AnnaBridge 145:64910690c574 138 */
AnnaBridge 145:64910690c574 139
AnnaBridge 145:64910690c574 140
AnnaBridge 145:64910690c574 141 /* Exported types ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 142 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 145:64910690c574 143 /** @defgroup DAC_LL_ES_INIT DAC Exported Init structure
AnnaBridge 145:64910690c574 144 * @{
AnnaBridge 145:64910690c574 145 */
AnnaBridge 145:64910690c574 146
AnnaBridge 145:64910690c574 147 /**
AnnaBridge 145:64910690c574 148 * @brief Structure definition of some features of DAC instance.
AnnaBridge 145:64910690c574 149 */
AnnaBridge 145:64910690c574 150 typedef struct
AnnaBridge 145:64910690c574 151 {
AnnaBridge 145:64910690c574 152 uint32_t TriggerSource; /*!< Set the conversion trigger source for the selected DAC channel: internal (SW start) or from external IP (timer event, external interrupt line).
AnnaBridge 145:64910690c574 153 This parameter can be a value of @ref DAC_LL_EC_TRIGGER_SOURCE
AnnaBridge 145:64910690c574 154
AnnaBridge 145:64910690c574 155 This feature can be modified afterwards using unitary function @ref LL_DAC_SetTriggerSource(). */
AnnaBridge 145:64910690c574 156
AnnaBridge 145:64910690c574 157 uint32_t WaveAutoGeneration; /*!< Set the waveform automatic generation mode for the selected DAC channel.
AnnaBridge 145:64910690c574 158 This parameter can be a value of @ref DAC_LL_EC_WAVE_AUTO_GENERATION_MODE
AnnaBridge 145:64910690c574 159
AnnaBridge 145:64910690c574 160 This feature can be modified afterwards using unitary function @ref LL_DAC_SetWaveAutoGeneration(). */
AnnaBridge 145:64910690c574 161
AnnaBridge 145:64910690c574 162 uint32_t WaveAutoGenerationConfig; /*!< Set the waveform automatic generation mode for the selected DAC channel.
AnnaBridge 145:64910690c574 163 If waveform automatic generation mode is set to noise, this parameter can be a value of @ref DAC_LL_EC_WAVE_NOISE_LFSR_UNMASK_BITS
AnnaBridge 145:64910690c574 164 If waveform automatic generation mode is set to triangle, this parameter can be a value of @ref DAC_LL_EC_WAVE_TRIANGLE_AMPLITUDE
AnnaBridge 145:64910690c574 165 @note If waveform automatic generation mode is disabled, this parameter is discarded.
AnnaBridge 145:64910690c574 166
AnnaBridge 145:64910690c574 167 This feature can be modified afterwards using unitary function @ref LL_DAC_SetWaveNoiseLFSR() or @ref LL_DAC_SetWaveTriangleAmplitude(), depending on the wave automatic generation selected. */
AnnaBridge 145:64910690c574 168
AnnaBridge 145:64910690c574 169 uint32_t OutputBuffer; /*!< Set the output buffer for the selected DAC channel.
AnnaBridge 145:64910690c574 170 This parameter can be a value of @ref DAC_LL_EC_OUTPUT_BUFFER
AnnaBridge 145:64910690c574 171
AnnaBridge 145:64910690c574 172 This feature can be modified afterwards using unitary function @ref LL_DAC_SetOutputBuffer(). */
AnnaBridge 145:64910690c574 173
AnnaBridge 145:64910690c574 174 } LL_DAC_InitTypeDef;
AnnaBridge 145:64910690c574 175
AnnaBridge 145:64910690c574 176 /**
AnnaBridge 145:64910690c574 177 * @}
AnnaBridge 145:64910690c574 178 */
AnnaBridge 145:64910690c574 179 #endif /* USE_FULL_LL_DRIVER */
AnnaBridge 145:64910690c574 180
AnnaBridge 145:64910690c574 181 /* Exported constants --------------------------------------------------------*/
AnnaBridge 145:64910690c574 182 /** @defgroup DAC_LL_Exported_Constants DAC Exported Constants
AnnaBridge 145:64910690c574 183 * @{
AnnaBridge 145:64910690c574 184 */
AnnaBridge 145:64910690c574 185
AnnaBridge 145:64910690c574 186 /** @defgroup DAC_LL_EC_GET_FLAG DAC flags
AnnaBridge 145:64910690c574 187 * @brief Flags defines which can be used with LL_DAC_ReadReg function
AnnaBridge 145:64910690c574 188 * @{
AnnaBridge 145:64910690c574 189 */
AnnaBridge 145:64910690c574 190 /* DAC channel 1 flags */
AnnaBridge 145:64910690c574 191 #define LL_DAC_FLAG_DMAUDR1 (DAC_SR_DMAUDR1) /*!< DAC channel 1 flag DMA underrun */
AnnaBridge 145:64910690c574 192
AnnaBridge 145:64910690c574 193 /* DAC channel 2 flags */
AnnaBridge 145:64910690c574 194 #define LL_DAC_FLAG_DMAUDR2 (DAC_SR_DMAUDR2) /*!< DAC channel 2 flag DMA underrun */
AnnaBridge 145:64910690c574 195 /**
AnnaBridge 145:64910690c574 196 * @}
AnnaBridge 145:64910690c574 197 */
AnnaBridge 145:64910690c574 198
AnnaBridge 145:64910690c574 199 /** @defgroup DAC_LL_EC_IT DAC interruptions
AnnaBridge 145:64910690c574 200 * @brief IT defines which can be used with LL_DAC_ReadReg and LL_DAC_WriteReg functions
AnnaBridge 145:64910690c574 201 * @{
AnnaBridge 145:64910690c574 202 */
AnnaBridge 145:64910690c574 203 #define LL_DAC_IT_DMAUDRIE1 (DAC_CR_DMAUDRIE1) /*!< DAC channel 1 interruption DMA underrun */
AnnaBridge 145:64910690c574 204 #define LL_DAC_IT_DMAUDRIE2 (DAC_CR_DMAUDRIE2) /*!< DAC channel 2 interruption DMA underrun */
AnnaBridge 145:64910690c574 205 /**
AnnaBridge 145:64910690c574 206 * @}
AnnaBridge 145:64910690c574 207 */
AnnaBridge 145:64910690c574 208
AnnaBridge 145:64910690c574 209 /** @defgroup DAC_LL_EC_CHANNEL DAC channels
AnnaBridge 145:64910690c574 210 * @{
AnnaBridge 145:64910690c574 211 */
AnnaBridge 145:64910690c574 212 #define LL_DAC_CHANNEL_1 (DAC_REG_DOR1_REGOFFSET | DAC_REG_DHR12R1_REGOFFSET | DAC_REG_DHR12L1_REGOFFSET | DAC_REG_DHR8R1_REGOFFSET | DAC_CR_CH1_BITOFFSET | DAC_SWTR_CH1) /*!< DAC channel 1 */
AnnaBridge 145:64910690c574 213 #define LL_DAC_CHANNEL_2 (DAC_REG_DOR2_REGOFFSET | DAC_REG_DHR12R2_REGOFFSET | DAC_REG_DHR12L2_REGOFFSET | DAC_REG_DHR8R2_REGOFFSET | DAC_CR_CH2_BITOFFSET | DAC_SWTR_CH2) /*!< DAC channel 2 */
AnnaBridge 145:64910690c574 214 /**
AnnaBridge 145:64910690c574 215 * @}
AnnaBridge 145:64910690c574 216 */
AnnaBridge 145:64910690c574 217
AnnaBridge 145:64910690c574 218 /** @defgroup DAC_LL_EC_TRIGGER_SOURCE DAC trigger source
AnnaBridge 145:64910690c574 219 * @{
AnnaBridge 145:64910690c574 220 */
AnnaBridge 145:64910690c574 221 #define LL_DAC_TRIG_SOFTWARE (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger internal (SW start) */
AnnaBridge 145:64910690c574 222 #define LL_DAC_TRIG_EXT_TIM2_TRGO (DAC_CR_TSEL1_2 ) /*!< DAC channel conversion trigger from external IP: TIM2 TRGO. */
AnnaBridge 145:64910690c574 223 #define LL_DAC_TRIG_EXT_TIM8_TRGO ( DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external IP: TIM8 TRGO. */
AnnaBridge 145:64910690c574 224 #define LL_DAC_TRIG_EXT_TIM4_TRGO (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external IP: TIM4 TRGO. */
AnnaBridge 145:64910690c574 225 #define LL_DAC_TRIG_EXT_TIM6_TRGO 0x00000000U /*!< DAC channel conversion trigger from external IP: TIM6 TRGO. */
AnnaBridge 145:64910690c574 226 #define LL_DAC_TRIG_EXT_TIM7_TRGO ( DAC_CR_TSEL1_1 ) /*!< DAC channel conversion trigger from external IP: TIM7 TRGO. */
AnnaBridge 145:64910690c574 227 #define LL_DAC_TRIG_EXT_TIM5_TRGO ( DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external IP: TIM5 TRGO. */
AnnaBridge 145:64910690c574 228 #define LL_DAC_TRIG_EXT_EXTI_LINE9 (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 ) /*!< DAC channel conversion trigger from external IP: external interrupt line 9. */
AnnaBridge 145:64910690c574 229 /**
AnnaBridge 145:64910690c574 230 * @}
AnnaBridge 145:64910690c574 231 */
AnnaBridge 145:64910690c574 232
AnnaBridge 145:64910690c574 233 /** @defgroup DAC_LL_EC_WAVE_AUTO_GENERATION_MODE DAC waveform automatic generation mode
AnnaBridge 145:64910690c574 234 * @{
AnnaBridge 145:64910690c574 235 */
AnnaBridge 145:64910690c574 236 #define LL_DAC_WAVE_AUTO_GENERATION_NONE 0x00000000U /*!< DAC channel wave auto generation mode disabled. */
AnnaBridge 145:64910690c574 237 #define LL_DAC_WAVE_AUTO_GENERATION_NOISE (DAC_CR_WAVE1_0) /*!< DAC channel wave auto generation mode enabled, set generated noise waveform. */
AnnaBridge 145:64910690c574 238 #define LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE (DAC_CR_WAVE1_1) /*!< DAC channel wave auto generation mode enabled, set generated triangle waveform. */
AnnaBridge 145:64910690c574 239 /**
AnnaBridge 145:64910690c574 240 * @}
AnnaBridge 145:64910690c574 241 */
AnnaBridge 145:64910690c574 242
AnnaBridge 145:64910690c574 243 /** @defgroup DAC_LL_EC_WAVE_NOISE_LFSR_UNMASK_BITS DAC wave generation - Noise LFSR unmask bits
AnnaBridge 145:64910690c574 244 * @{
AnnaBridge 145:64910690c574 245 */
AnnaBridge 145:64910690c574 246 #define LL_DAC_NOISE_LFSR_UNMASK_BIT0 0x00000000U /*!< Noise wave generation, unmask LFSR bit0, for the selected DAC channel */
AnnaBridge 145:64910690c574 247 #define LL_DAC_NOISE_LFSR_UNMASK_BITS1_0 ( DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[1:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 248 #define LL_DAC_NOISE_LFSR_UNMASK_BITS2_0 ( DAC_CR_MAMP1_1 ) /*!< Noise wave generation, unmask LFSR bits[2:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 249 #define LL_DAC_NOISE_LFSR_UNMASK_BITS3_0 ( DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[3:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 250 #define LL_DAC_NOISE_LFSR_UNMASK_BITS4_0 ( DAC_CR_MAMP1_2 ) /*!< Noise wave generation, unmask LFSR bits[4:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 251 #define LL_DAC_NOISE_LFSR_UNMASK_BITS5_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[5:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 252 #define LL_DAC_NOISE_LFSR_UNMASK_BITS6_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 ) /*!< Noise wave generation, unmask LFSR bits[6:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 253 #define LL_DAC_NOISE_LFSR_UNMASK_BITS7_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[7:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 254 #define LL_DAC_NOISE_LFSR_UNMASK_BITS8_0 (DAC_CR_MAMP1_3 ) /*!< Noise wave generation, unmask LFSR bits[8:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 255 #define LL_DAC_NOISE_LFSR_UNMASK_BITS9_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[9:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 256 #define LL_DAC_NOISE_LFSR_UNMASK_BITS10_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 ) /*!< Noise wave generation, unmask LFSR bits[10:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 257 #define LL_DAC_NOISE_LFSR_UNMASK_BITS11_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[11:0], for the selected DAC channel */
AnnaBridge 145:64910690c574 258 /**
AnnaBridge 145:64910690c574 259 * @}
AnnaBridge 145:64910690c574 260 */
AnnaBridge 145:64910690c574 261
AnnaBridge 145:64910690c574 262 /** @defgroup DAC_LL_EC_WAVE_TRIANGLE_AMPLITUDE DAC wave generation - Triangle amplitude
AnnaBridge 145:64910690c574 263 * @{
AnnaBridge 145:64910690c574 264 */
AnnaBridge 145:64910690c574 265 #define LL_DAC_TRIANGLE_AMPLITUDE_1 0x00000000U /*!< Triangle wave generation, amplitude of 1 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 266 #define LL_DAC_TRIANGLE_AMPLITUDE_3 ( DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 3 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 267 #define LL_DAC_TRIANGLE_AMPLITUDE_7 ( DAC_CR_MAMP1_1 ) /*!< Triangle wave generation, amplitude of 7 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 268 #define LL_DAC_TRIANGLE_AMPLITUDE_15 ( DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 15 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 269 #define LL_DAC_TRIANGLE_AMPLITUDE_31 ( DAC_CR_MAMP1_2 ) /*!< Triangle wave generation, amplitude of 31 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 270 #define LL_DAC_TRIANGLE_AMPLITUDE_63 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 63 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 271 #define LL_DAC_TRIANGLE_AMPLITUDE_127 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 ) /*!< Triangle wave generation, amplitude of 127 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 272 #define LL_DAC_TRIANGLE_AMPLITUDE_255 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 255 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 273 #define LL_DAC_TRIANGLE_AMPLITUDE_511 (DAC_CR_MAMP1_3 ) /*!< Triangle wave generation, amplitude of 512 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 274 #define LL_DAC_TRIANGLE_AMPLITUDE_1023 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 1023 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 275 #define LL_DAC_TRIANGLE_AMPLITUDE_2047 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 ) /*!< Triangle wave generation, amplitude of 2047 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 276 #define LL_DAC_TRIANGLE_AMPLITUDE_4095 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 4095 LSB of DAC output range, for the selected DAC channel */
AnnaBridge 145:64910690c574 277 /**
AnnaBridge 145:64910690c574 278 * @}
AnnaBridge 145:64910690c574 279 */
AnnaBridge 145:64910690c574 280
AnnaBridge 145:64910690c574 281 /** @defgroup DAC_LL_EC_OUTPUT_BUFFER DAC channel output buffer
AnnaBridge 145:64910690c574 282 * @{
AnnaBridge 145:64910690c574 283 */
AnnaBridge 145:64910690c574 284 #define LL_DAC_OUTPUT_BUFFER_ENABLE 0x00000000U /*!< The selected DAC channel output is buffered: higher drive current capability, but also higher current consumption */
AnnaBridge 145:64910690c574 285 #define LL_DAC_OUTPUT_BUFFER_DISABLE (DAC_CR_BOFF1) /*!< The selected DAC channel output is not buffered: lower drive current capability, but also lower current consumption */
AnnaBridge 145:64910690c574 286 /**
AnnaBridge 145:64910690c574 287 * @}
AnnaBridge 145:64910690c574 288 */
AnnaBridge 145:64910690c574 289
AnnaBridge 145:64910690c574 290
AnnaBridge 145:64910690c574 291 /** @defgroup DAC_LL_EC_RESOLUTION DAC channel output resolution
AnnaBridge 145:64910690c574 292 * @{
AnnaBridge 145:64910690c574 293 */
AnnaBridge 145:64910690c574 294 #define LL_DAC_RESOLUTION_12B 0x00000000U /*!< DAC channel resolution 12 bits */
AnnaBridge 145:64910690c574 295 #define LL_DAC_RESOLUTION_8B 0x00000002U /*!< DAC channel resolution 8 bits */
AnnaBridge 145:64910690c574 296 /**
AnnaBridge 145:64910690c574 297 * @}
AnnaBridge 145:64910690c574 298 */
AnnaBridge 145:64910690c574 299
AnnaBridge 145:64910690c574 300 /** @defgroup DAC_LL_EC_REGISTERS DAC registers compliant with specific purpose
AnnaBridge 145:64910690c574 301 * @{
AnnaBridge 145:64910690c574 302 */
AnnaBridge 145:64910690c574 303 /* List of DAC registers intended to be used (most commonly) with */
AnnaBridge 145:64910690c574 304 /* DMA transfer. */
AnnaBridge 145:64910690c574 305 /* Refer to function @ref LL_DAC_DMA_GetRegAddr(). */
AnnaBridge 145:64910690c574 306 #define LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED DAC_REG_DHR12RX_REGOFFSET_MASK /*!< DAC channel data holding register 12 bits right aligned */
AnnaBridge 145:64910690c574 307 #define LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED DAC_REG_DHR12LX_REGOFFSET_MASK /*!< DAC channel data holding register 12 bits left aligned */
AnnaBridge 145:64910690c574 308 #define LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED DAC_REG_DHR8RX_REGOFFSET_MASK /*!< DAC channel data holding register 8 bits right aligned */
AnnaBridge 145:64910690c574 309 /**
AnnaBridge 145:64910690c574 310 * @}
AnnaBridge 145:64910690c574 311 */
AnnaBridge 145:64910690c574 312
AnnaBridge 145:64910690c574 313 /** @defgroup DAC_LL_EC_HW_DELAYS Definitions of DAC hardware constraints delays
AnnaBridge 145:64910690c574 314 * @note Only DAC IP HW delays are defined in DAC LL driver driver,
AnnaBridge 145:64910690c574 315 * not timeout values.
AnnaBridge 145:64910690c574 316 * For details on delays values, refer to descriptions in source code
AnnaBridge 145:64910690c574 317 * above each literal definition.
AnnaBridge 145:64910690c574 318 * @{
AnnaBridge 145:64910690c574 319 */
AnnaBridge 145:64910690c574 320
AnnaBridge 145:64910690c574 321 /* Delay for DAC channel voltage settling time from DAC channel startup */
AnnaBridge 145:64910690c574 322 /* (transition from disable to enable). */
AnnaBridge 145:64910690c574 323 /* Note: DAC channel startup time depends on board application environment: */
AnnaBridge 145:64910690c574 324 /* impedance connected to DAC channel output. */
AnnaBridge 145:64910690c574 325 /* The delay below is specified under conditions: */
AnnaBridge 145:64910690c574 326 /* - voltage maximum transition (lowest to highest value) */
AnnaBridge 145:64910690c574 327 /* - until voltage reaches final value +-1LSB */
AnnaBridge 145:64910690c574 328 /* - DAC channel output buffer enabled */
AnnaBridge 145:64910690c574 329 /* - load impedance of 5kOhm (min), 50pF (max) */
AnnaBridge 145:64910690c574 330 /* Literal set to maximum value (refer to device datasheet, */
AnnaBridge 145:64910690c574 331 /* parameter "tWAKEUP"). */
AnnaBridge 145:64910690c574 332 /* Unit: us */
AnnaBridge 145:64910690c574 333 #define LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US 15U /*!< Delay for DAC channel voltage settling time from DAC channel startup (transition from disable to enable) */
AnnaBridge 145:64910690c574 334
AnnaBridge 145:64910690c574 335 /* Delay for DAC channel voltage settling time. */
AnnaBridge 145:64910690c574 336 /* Note: DAC channel startup time depends on board application environment: */
AnnaBridge 145:64910690c574 337 /* impedance connected to DAC channel output. */
AnnaBridge 145:64910690c574 338 /* The delay below is specified under conditions: */
AnnaBridge 145:64910690c574 339 /* - voltage maximum transition (lowest to highest value) */
AnnaBridge 145:64910690c574 340 /* - until voltage reaches final value +-1LSB */
AnnaBridge 145:64910690c574 341 /* - DAC channel output buffer enabled */
AnnaBridge 145:64910690c574 342 /* - load impedance of 5kOhm min, 50pF max */
AnnaBridge 145:64910690c574 343 /* Literal set to maximum value (refer to device datasheet, */
AnnaBridge 145:64910690c574 344 /* parameter "tSETTLING"). */
AnnaBridge 145:64910690c574 345 /* Unit: us */
AnnaBridge 145:64910690c574 346 #define LL_DAC_DELAY_VOLTAGE_SETTLING_US 12U /*!< Delay for DAC channel voltage settling time */
AnnaBridge 145:64910690c574 347 /**
AnnaBridge 145:64910690c574 348 * @}
AnnaBridge 145:64910690c574 349 */
AnnaBridge 145:64910690c574 350
AnnaBridge 145:64910690c574 351 /**
AnnaBridge 145:64910690c574 352 * @}
AnnaBridge 145:64910690c574 353 */
AnnaBridge 145:64910690c574 354
AnnaBridge 145:64910690c574 355 /* Exported macro ------------------------------------------------------------*/
AnnaBridge 145:64910690c574 356 /** @defgroup DAC_LL_Exported_Macros DAC Exported Macros
AnnaBridge 145:64910690c574 357 * @{
AnnaBridge 145:64910690c574 358 */
AnnaBridge 145:64910690c574 359
AnnaBridge 145:64910690c574 360 /** @defgroup DAC_LL_EM_WRITE_READ Common write and read registers macros
AnnaBridge 145:64910690c574 361 * @{
AnnaBridge 145:64910690c574 362 */
AnnaBridge 145:64910690c574 363
AnnaBridge 145:64910690c574 364 /**
AnnaBridge 145:64910690c574 365 * @brief Write a value in DAC register
AnnaBridge 145:64910690c574 366 * @param __INSTANCE__ DAC Instance
AnnaBridge 145:64910690c574 367 * @param __REG__ Register to be written
AnnaBridge 145:64910690c574 368 * @param __VALUE__ Value to be written in the register
AnnaBridge 145:64910690c574 369 * @retval None
AnnaBridge 145:64910690c574 370 */
AnnaBridge 145:64910690c574 371 #define LL_DAC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
AnnaBridge 145:64910690c574 372
AnnaBridge 145:64910690c574 373 /**
AnnaBridge 145:64910690c574 374 * @brief Read a value in DAC register
AnnaBridge 145:64910690c574 375 * @param __INSTANCE__ DAC Instance
AnnaBridge 145:64910690c574 376 * @param __REG__ Register to be read
AnnaBridge 145:64910690c574 377 * @retval Register value
AnnaBridge 145:64910690c574 378 */
AnnaBridge 145:64910690c574 379 #define LL_DAC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
AnnaBridge 145:64910690c574 380
AnnaBridge 145:64910690c574 381 /**
AnnaBridge 145:64910690c574 382 * @}
AnnaBridge 145:64910690c574 383 */
AnnaBridge 145:64910690c574 384
AnnaBridge 145:64910690c574 385 /** @defgroup DAC_LL_EM_HELPER_MACRO DAC helper macro
AnnaBridge 145:64910690c574 386 * @{
AnnaBridge 145:64910690c574 387 */
AnnaBridge 145:64910690c574 388
AnnaBridge 145:64910690c574 389 /**
AnnaBridge 145:64910690c574 390 * @brief Helper macro to get DAC channel number in decimal format
AnnaBridge 145:64910690c574 391 * from literals LL_DAC_CHANNEL_x.
AnnaBridge 145:64910690c574 392 * Example:
AnnaBridge 145:64910690c574 393 * __LL_DAC_CHANNEL_TO_DECIMAL_NB(LL_DAC_CHANNEL_1)
AnnaBridge 145:64910690c574 394 * will return decimal number "1".
AnnaBridge 145:64910690c574 395 * @note The input can be a value from functions where a channel
AnnaBridge 145:64910690c574 396 * number is returned.
AnnaBridge 145:64910690c574 397 * @param __CHANNEL__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 398 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 399 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 400 * @retval 1...2
AnnaBridge 145:64910690c574 401 */
AnnaBridge 145:64910690c574 402 #define __LL_DAC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) \
AnnaBridge 145:64910690c574 403 ((__CHANNEL__) & DAC_SWTR_CHX_MASK)
AnnaBridge 145:64910690c574 404
AnnaBridge 145:64910690c574 405 /**
AnnaBridge 145:64910690c574 406 * @brief Helper macro to get DAC channel in literal format LL_DAC_CHANNEL_x
AnnaBridge 145:64910690c574 407 * from number in decimal format.
AnnaBridge 145:64910690c574 408 * Example:
AnnaBridge 145:64910690c574 409 * __LL_DAC_DECIMAL_NB_TO_CHANNEL(1)
AnnaBridge 145:64910690c574 410 * will return a data equivalent to "LL_DAC_CHANNEL_1".
AnnaBridge 145:64910690c574 411 * @note If the input parameter does not correspond to a DAC channel,
AnnaBridge 145:64910690c574 412 * this macro returns value '0'.
AnnaBridge 145:64910690c574 413 * @param __DECIMAL_NB__ 1...2
AnnaBridge 145:64910690c574 414 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 415 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 416 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 417 */
AnnaBridge 145:64910690c574 418 #define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) \
AnnaBridge 145:64910690c574 419 (((__DECIMAL_NB__) == 1U) \
AnnaBridge 145:64910690c574 420 ? ( \
AnnaBridge 145:64910690c574 421 LL_DAC_CHANNEL_1 \
AnnaBridge 145:64910690c574 422 ) \
AnnaBridge 145:64910690c574 423 : \
AnnaBridge 145:64910690c574 424 (((__DECIMAL_NB__) == 2U) \
AnnaBridge 145:64910690c574 425 ? ( \
AnnaBridge 145:64910690c574 426 LL_DAC_CHANNEL_2 \
AnnaBridge 145:64910690c574 427 ) \
AnnaBridge 145:64910690c574 428 : \
AnnaBridge 145:64910690c574 429 ( \
AnnaBridge 145:64910690c574 430 0 \
AnnaBridge 145:64910690c574 431 ) \
AnnaBridge 145:64910690c574 432 ) \
AnnaBridge 145:64910690c574 433 )
AnnaBridge 145:64910690c574 434
AnnaBridge 145:64910690c574 435 /**
AnnaBridge 145:64910690c574 436 * @brief Helper macro to define the DAC conversion data full-scale digital
AnnaBridge 145:64910690c574 437 * value corresponding to the selected DAC resolution.
AnnaBridge 145:64910690c574 438 * @note DAC conversion data full-scale corresponds to voltage range
AnnaBridge 145:64910690c574 439 * determined by analog voltage references Vref+ and Vref-
AnnaBridge 145:64910690c574 440 * (refer to reference manual).
AnnaBridge 145:64910690c574 441 * @param __DAC_RESOLUTION__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 442 * @arg @ref LL_DAC_RESOLUTION_12B
AnnaBridge 145:64910690c574 443 * @arg @ref LL_DAC_RESOLUTION_8B
AnnaBridge 145:64910690c574 444 * @retval ADC conversion data equivalent voltage value (unit: mVolt)
AnnaBridge 145:64910690c574 445 */
AnnaBridge 145:64910690c574 446 #define __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__) \
AnnaBridge 145:64910690c574 447 ((0x00000FFFU) >> ((__DAC_RESOLUTION__) << 1U))
AnnaBridge 145:64910690c574 448
AnnaBridge 145:64910690c574 449 /**
AnnaBridge 145:64910690c574 450 * @brief Helper macro to calculate the DAC conversion data (unit: digital
AnnaBridge 145:64910690c574 451 * value) corresponding to a voltage (unit: mVolt).
AnnaBridge 145:64910690c574 452 * @note This helper macro is intended to provide input data in voltage
AnnaBridge 145:64910690c574 453 * rather than digital value,
AnnaBridge 145:64910690c574 454 * to be used with LL DAC functions such as
AnnaBridge 145:64910690c574 455 * @ref LL_DAC_ConvertData12RightAligned().
AnnaBridge 145:64910690c574 456 * @note Analog reference voltage (Vref+) must be either known from
AnnaBridge 145:64910690c574 457 * user board environment.
AnnaBridge 145:64910690c574 458 * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
AnnaBridge 145:64910690c574 459 * @param __DAC_VOLTAGE__ Voltage to be generated by DAC channel
AnnaBridge 145:64910690c574 460 * (unit: mVolt).
AnnaBridge 145:64910690c574 461 * @param __DAC_RESOLUTION__ This parameter can be one of the following values:
AnnaBridge 145:64910690c574 462 * @arg @ref LL_DAC_RESOLUTION_12B
AnnaBridge 145:64910690c574 463 * @arg @ref LL_DAC_RESOLUTION_8B
AnnaBridge 145:64910690c574 464 * @retval DAC conversion data (unit: digital value)
AnnaBridge 145:64910690c574 465 */
AnnaBridge 145:64910690c574 466 #define __LL_DAC_CALC_VOLTAGE_TO_DATA(__VREFANALOG_VOLTAGE__,\
AnnaBridge 145:64910690c574 467 __DAC_VOLTAGE__,\
AnnaBridge 145:64910690c574 468 __DAC_RESOLUTION__) \
AnnaBridge 145:64910690c574 469 ((__DAC_VOLTAGE__) * __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__) \
AnnaBridge 145:64910690c574 470 / (__VREFANALOG_VOLTAGE__) \
AnnaBridge 145:64910690c574 471 )
AnnaBridge 145:64910690c574 472
AnnaBridge 145:64910690c574 473 /**
AnnaBridge 145:64910690c574 474 * @}
AnnaBridge 145:64910690c574 475 */
AnnaBridge 145:64910690c574 476
AnnaBridge 145:64910690c574 477 /**
AnnaBridge 145:64910690c574 478 * @}
AnnaBridge 145:64910690c574 479 */
AnnaBridge 145:64910690c574 480
AnnaBridge 145:64910690c574 481
AnnaBridge 145:64910690c574 482 /* Exported functions --------------------------------------------------------*/
AnnaBridge 145:64910690c574 483 /** @defgroup DAC_LL_Exported_Functions DAC Exported Functions
AnnaBridge 145:64910690c574 484 * @{
AnnaBridge 145:64910690c574 485 */
AnnaBridge 145:64910690c574 486 /** @defgroup DAC_LL_EF_Configuration Configuration of DAC channels
AnnaBridge 145:64910690c574 487 * @{
AnnaBridge 145:64910690c574 488 */
AnnaBridge 145:64910690c574 489
AnnaBridge 145:64910690c574 490 /**
AnnaBridge 145:64910690c574 491 * @brief Set the conversion trigger source for the selected DAC channel.
AnnaBridge 145:64910690c574 492 * @note For conversion trigger source to be effective, DAC trigger
AnnaBridge 145:64910690c574 493 * must be enabled using function @ref LL_DAC_EnableTrigger().
AnnaBridge 145:64910690c574 494 * @note To set conversion trigger source, DAC channel must be disabled.
AnnaBridge 145:64910690c574 495 * Otherwise, the setting is discarded.
AnnaBridge 145:64910690c574 496 * @note Availability of parameters of trigger sources from timer
AnnaBridge 145:64910690c574 497 * depends on timers availability on the selected device.
AnnaBridge 145:64910690c574 498 * @rmtoll CR TSEL1 LL_DAC_SetTriggerSource\n
AnnaBridge 145:64910690c574 499 * CR TSEL2 LL_DAC_SetTriggerSource
AnnaBridge 145:64910690c574 500 * @param DACx DAC instance
AnnaBridge 145:64910690c574 501 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 502 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 503 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 504 * @param TriggerSource This parameter can be one of the following values:
AnnaBridge 145:64910690c574 505 * @arg @ref LL_DAC_TRIG_SOFTWARE
AnnaBridge 145:64910690c574 506 * @arg @ref LL_DAC_TRIG_EXT_TIM8_TRGO
AnnaBridge 145:64910690c574 507 * @arg @ref LL_DAC_TRIG_EXT_TIM7_TRGO
AnnaBridge 145:64910690c574 508 * @arg @ref LL_DAC_TRIG_EXT_TIM6_TRGO
AnnaBridge 145:64910690c574 509 * @arg @ref LL_DAC_TRIG_EXT_TIM5_TRGO
AnnaBridge 145:64910690c574 510 * @arg @ref LL_DAC_TRIG_EXT_TIM4_TRGO
AnnaBridge 145:64910690c574 511 * @arg @ref LL_DAC_TRIG_EXT_TIM2_TRGO
AnnaBridge 145:64910690c574 512 * @arg @ref LL_DAC_TRIG_EXT_EXTI_LINE9
AnnaBridge 145:64910690c574 513 * @retval None
AnnaBridge 145:64910690c574 514 */
AnnaBridge 145:64910690c574 515 __STATIC_INLINE void LL_DAC_SetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)
AnnaBridge 145:64910690c574 516 {
AnnaBridge 145:64910690c574 517 MODIFY_REG(DACx->CR,
AnnaBridge 145:64910690c574 518 DAC_CR_TSEL1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
AnnaBridge 145:64910690c574 519 TriggerSource << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 520 }
AnnaBridge 145:64910690c574 521
AnnaBridge 145:64910690c574 522 /**
AnnaBridge 145:64910690c574 523 * @brief Get the conversion trigger source for the selected DAC channel.
AnnaBridge 145:64910690c574 524 * @note For conversion trigger source to be effective, DAC trigger
AnnaBridge 145:64910690c574 525 * must be enabled using function @ref LL_DAC_EnableTrigger().
AnnaBridge 145:64910690c574 526 * @note Availability of parameters of trigger sources from timer
AnnaBridge 145:64910690c574 527 * depends on timers availability on the selected device.
AnnaBridge 145:64910690c574 528 * @rmtoll CR TSEL1 LL_DAC_GetTriggerSource\n
AnnaBridge 145:64910690c574 529 * CR TSEL2 LL_DAC_GetTriggerSource
AnnaBridge 145:64910690c574 530 * @param DACx DAC instance
AnnaBridge 145:64910690c574 531 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 532 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 533 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 534 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 535 * @arg @ref LL_DAC_TRIG_SOFTWARE
AnnaBridge 145:64910690c574 536 * @arg @ref LL_DAC_TRIG_EXT_TIM8_TRGO
AnnaBridge 145:64910690c574 537 * @arg @ref LL_DAC_TRIG_EXT_TIM7_TRGO
AnnaBridge 145:64910690c574 538 * @arg @ref LL_DAC_TRIG_EXT_TIM6_TRGO
AnnaBridge 145:64910690c574 539 * @arg @ref LL_DAC_TRIG_EXT_TIM5_TRGO
AnnaBridge 145:64910690c574 540 * @arg @ref LL_DAC_TRIG_EXT_TIM4_TRGO
AnnaBridge 145:64910690c574 541 * @arg @ref LL_DAC_TRIG_EXT_TIM2_TRGO
AnnaBridge 145:64910690c574 542 * @arg @ref LL_DAC_TRIG_EXT_EXTI_LINE9
AnnaBridge 145:64910690c574 543 */
AnnaBridge 145:64910690c574 544 __STATIC_INLINE uint32_t LL_DAC_GetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 545 {
AnnaBridge 145:64910690c574 546 return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_TSEL1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 547 >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
AnnaBridge 145:64910690c574 548 );
AnnaBridge 145:64910690c574 549 }
AnnaBridge 145:64910690c574 550
AnnaBridge 145:64910690c574 551 /**
AnnaBridge 145:64910690c574 552 * @brief Set the waveform automatic generation mode
AnnaBridge 145:64910690c574 553 * for the selected DAC channel.
AnnaBridge 145:64910690c574 554 * @rmtoll CR WAVE1 LL_DAC_SetWaveAutoGeneration\n
AnnaBridge 145:64910690c574 555 * CR WAVE2 LL_DAC_SetWaveAutoGeneration
AnnaBridge 145:64910690c574 556 * @param DACx DAC instance
AnnaBridge 145:64910690c574 557 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 558 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 559 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 560 * @param WaveAutoGeneration This parameter can be one of the following values:
AnnaBridge 145:64910690c574 561 * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NONE
AnnaBridge 145:64910690c574 562 * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NOISE
AnnaBridge 145:64910690c574 563 * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
AnnaBridge 145:64910690c574 564 * @retval None
AnnaBridge 145:64910690c574 565 */
AnnaBridge 145:64910690c574 566 __STATIC_INLINE void LL_DAC_SetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)
AnnaBridge 145:64910690c574 567 {
AnnaBridge 145:64910690c574 568 MODIFY_REG(DACx->CR,
AnnaBridge 145:64910690c574 569 DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
AnnaBridge 145:64910690c574 570 WaveAutoGeneration << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 571 }
AnnaBridge 145:64910690c574 572
AnnaBridge 145:64910690c574 573 /**
AnnaBridge 145:64910690c574 574 * @brief Get the waveform automatic generation mode
AnnaBridge 145:64910690c574 575 * for the selected DAC channel.
AnnaBridge 145:64910690c574 576 * @rmtoll CR WAVE1 LL_DAC_GetWaveAutoGeneration\n
AnnaBridge 145:64910690c574 577 * CR WAVE2 LL_DAC_GetWaveAutoGeneration
AnnaBridge 145:64910690c574 578 * @param DACx DAC instance
AnnaBridge 145:64910690c574 579 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 580 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 581 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 582 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 583 * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NONE
AnnaBridge 145:64910690c574 584 * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NOISE
AnnaBridge 145:64910690c574 585 * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
AnnaBridge 145:64910690c574 586 */
AnnaBridge 145:64910690c574 587 __STATIC_INLINE uint32_t LL_DAC_GetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 588 {
AnnaBridge 145:64910690c574 589 return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 590 >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
AnnaBridge 145:64910690c574 591 );
AnnaBridge 145:64910690c574 592 }
AnnaBridge 145:64910690c574 593
AnnaBridge 145:64910690c574 594 /**
AnnaBridge 145:64910690c574 595 * @brief Set the noise waveform generation for the selected DAC channel:
AnnaBridge 145:64910690c574 596 * Noise mode and parameters LFSR (linear feedback shift register).
AnnaBridge 145:64910690c574 597 * @note For wave generation to be effective, DAC channel
AnnaBridge 145:64910690c574 598 * wave generation mode must be enabled using
AnnaBridge 145:64910690c574 599 * function @ref LL_DAC_SetWaveAutoGeneration().
AnnaBridge 145:64910690c574 600 * @note This setting can be set when the selected DAC channel is disabled
AnnaBridge 145:64910690c574 601 * (otherwise, the setting operation is ignored).
AnnaBridge 145:64910690c574 602 * @rmtoll CR MAMP1 LL_DAC_SetWaveNoiseLFSR\n
AnnaBridge 145:64910690c574 603 * CR MAMP2 LL_DAC_SetWaveNoiseLFSR
AnnaBridge 145:64910690c574 604 * @param DACx DAC instance
AnnaBridge 145:64910690c574 605 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 606 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 607 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 608 * @param NoiseLFSRMask This parameter can be one of the following values:
AnnaBridge 145:64910690c574 609 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BIT0
AnnaBridge 145:64910690c574 610 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS1_0
AnnaBridge 145:64910690c574 611 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS2_0
AnnaBridge 145:64910690c574 612 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS3_0
AnnaBridge 145:64910690c574 613 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS4_0
AnnaBridge 145:64910690c574 614 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS5_0
AnnaBridge 145:64910690c574 615 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS6_0
AnnaBridge 145:64910690c574 616 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS7_0
AnnaBridge 145:64910690c574 617 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS8_0
AnnaBridge 145:64910690c574 618 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS9_0
AnnaBridge 145:64910690c574 619 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS10_0
AnnaBridge 145:64910690c574 620 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS11_0
AnnaBridge 145:64910690c574 621 * @retval None
AnnaBridge 145:64910690c574 622 */
AnnaBridge 145:64910690c574 623 __STATIC_INLINE void LL_DAC_SetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)
AnnaBridge 145:64910690c574 624 {
AnnaBridge 145:64910690c574 625 MODIFY_REG(DACx->CR,
AnnaBridge 145:64910690c574 626 DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
AnnaBridge 145:64910690c574 627 NoiseLFSRMask << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 628 }
AnnaBridge 145:64910690c574 629
AnnaBridge 145:64910690c574 630 /**
AnnaBridge 145:64910690c574 631 * @brief Set the noise waveform generation for the selected DAC channel:
AnnaBridge 145:64910690c574 632 * Noise mode and parameters LFSR (linear feedback shift register).
AnnaBridge 145:64910690c574 633 * @rmtoll CR MAMP1 LL_DAC_GetWaveNoiseLFSR\n
AnnaBridge 145:64910690c574 634 * CR MAMP2 LL_DAC_GetWaveNoiseLFSR
AnnaBridge 145:64910690c574 635 * @param DACx DAC instance
AnnaBridge 145:64910690c574 636 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 637 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 638 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 639 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 640 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BIT0
AnnaBridge 145:64910690c574 641 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS1_0
AnnaBridge 145:64910690c574 642 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS2_0
AnnaBridge 145:64910690c574 643 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS3_0
AnnaBridge 145:64910690c574 644 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS4_0
AnnaBridge 145:64910690c574 645 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS5_0
AnnaBridge 145:64910690c574 646 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS6_0
AnnaBridge 145:64910690c574 647 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS7_0
AnnaBridge 145:64910690c574 648 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS8_0
AnnaBridge 145:64910690c574 649 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS9_0
AnnaBridge 145:64910690c574 650 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS10_0
AnnaBridge 145:64910690c574 651 * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS11_0
AnnaBridge 145:64910690c574 652 */
AnnaBridge 145:64910690c574 653 __STATIC_INLINE uint32_t LL_DAC_GetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 654 {
AnnaBridge 145:64910690c574 655 return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 656 >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
AnnaBridge 145:64910690c574 657 );
AnnaBridge 145:64910690c574 658 }
AnnaBridge 145:64910690c574 659
AnnaBridge 145:64910690c574 660 /**
AnnaBridge 145:64910690c574 661 * @brief Set the triangle waveform generation for the selected DAC channel:
AnnaBridge 145:64910690c574 662 * triangle mode and amplitude.
AnnaBridge 145:64910690c574 663 * @note For wave generation to be effective, DAC channel
AnnaBridge 145:64910690c574 664 * wave generation mode must be enabled using
AnnaBridge 145:64910690c574 665 * function @ref LL_DAC_SetWaveAutoGeneration().
AnnaBridge 145:64910690c574 666 * @note This setting can be set when the selected DAC channel is disabled
AnnaBridge 145:64910690c574 667 * (otherwise, the setting operation is ignored).
AnnaBridge 145:64910690c574 668 * @rmtoll CR MAMP1 LL_DAC_SetWaveTriangleAmplitude\n
AnnaBridge 145:64910690c574 669 * CR MAMP2 LL_DAC_SetWaveTriangleAmplitude
AnnaBridge 145:64910690c574 670 * @param DACx DAC instance
AnnaBridge 145:64910690c574 671 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 672 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 673 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 674 * @param TriangleAmplitude This parameter can be one of the following values:
AnnaBridge 145:64910690c574 675 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1
AnnaBridge 145:64910690c574 676 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_3
AnnaBridge 145:64910690c574 677 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_7
AnnaBridge 145:64910690c574 678 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_15
AnnaBridge 145:64910690c574 679 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_31
AnnaBridge 145:64910690c574 680 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_63
AnnaBridge 145:64910690c574 681 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_127
AnnaBridge 145:64910690c574 682 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_255
AnnaBridge 145:64910690c574 683 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_511
AnnaBridge 145:64910690c574 684 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1023
AnnaBridge 145:64910690c574 685 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_2047
AnnaBridge 145:64910690c574 686 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_4095
AnnaBridge 145:64910690c574 687 * @retval None
AnnaBridge 145:64910690c574 688 */
AnnaBridge 145:64910690c574 689 __STATIC_INLINE void LL_DAC_SetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriangleAmplitude)
AnnaBridge 145:64910690c574 690 {
AnnaBridge 145:64910690c574 691 MODIFY_REG(DACx->CR,
AnnaBridge 145:64910690c574 692 DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
AnnaBridge 145:64910690c574 693 TriangleAmplitude << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 694 }
AnnaBridge 145:64910690c574 695
AnnaBridge 145:64910690c574 696 /**
AnnaBridge 145:64910690c574 697 * @brief Set the triangle waveform generation for the selected DAC channel:
AnnaBridge 145:64910690c574 698 * triangle mode and amplitude.
AnnaBridge 145:64910690c574 699 * @rmtoll CR MAMP1 LL_DAC_GetWaveTriangleAmplitude\n
AnnaBridge 145:64910690c574 700 * CR MAMP2 LL_DAC_GetWaveTriangleAmplitude
AnnaBridge 145:64910690c574 701 * @param DACx DAC instance
AnnaBridge 145:64910690c574 702 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 703 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 704 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 705 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 706 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1
AnnaBridge 145:64910690c574 707 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_3
AnnaBridge 145:64910690c574 708 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_7
AnnaBridge 145:64910690c574 709 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_15
AnnaBridge 145:64910690c574 710 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_31
AnnaBridge 145:64910690c574 711 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_63
AnnaBridge 145:64910690c574 712 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_127
AnnaBridge 145:64910690c574 713 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_255
AnnaBridge 145:64910690c574 714 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_511
AnnaBridge 145:64910690c574 715 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1023
AnnaBridge 145:64910690c574 716 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_2047
AnnaBridge 145:64910690c574 717 * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_4095
AnnaBridge 145:64910690c574 718 */
AnnaBridge 145:64910690c574 719 __STATIC_INLINE uint32_t LL_DAC_GetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 720 {
AnnaBridge 145:64910690c574 721 return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 722 >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
AnnaBridge 145:64910690c574 723 );
AnnaBridge 145:64910690c574 724 }
AnnaBridge 145:64910690c574 725
AnnaBridge 145:64910690c574 726 /**
AnnaBridge 145:64910690c574 727 * @brief Set the output buffer for the selected DAC channel.
AnnaBridge 145:64910690c574 728 * @rmtoll CR BOFF1 LL_DAC_SetOutputBuffer\n
AnnaBridge 145:64910690c574 729 * CR BOFF2 LL_DAC_SetOutputBuffer
AnnaBridge 145:64910690c574 730 * @param DACx DAC instance
AnnaBridge 145:64910690c574 731 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 732 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 733 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 734 * @param OutputBuffer This parameter can be one of the following values:
AnnaBridge 145:64910690c574 735 * @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE
AnnaBridge 145:64910690c574 736 * @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE
AnnaBridge 145:64910690c574 737 * @retval None
AnnaBridge 145:64910690c574 738 */
AnnaBridge 145:64910690c574 739 __STATIC_INLINE void LL_DAC_SetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)
AnnaBridge 145:64910690c574 740 {
AnnaBridge 145:64910690c574 741 MODIFY_REG(DACx->CR,
AnnaBridge 145:64910690c574 742 DAC_CR_BOFF1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
AnnaBridge 145:64910690c574 743 OutputBuffer << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 744 }
AnnaBridge 145:64910690c574 745
AnnaBridge 145:64910690c574 746 /**
AnnaBridge 145:64910690c574 747 * @brief Get the output buffer state for the selected DAC channel.
AnnaBridge 145:64910690c574 748 * @rmtoll CR BOFF1 LL_DAC_GetOutputBuffer\n
AnnaBridge 145:64910690c574 749 * CR BOFF2 LL_DAC_GetOutputBuffer
AnnaBridge 145:64910690c574 750 * @param DACx DAC instance
AnnaBridge 145:64910690c574 751 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 752 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 753 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 754 * @retval Returned value can be one of the following values:
AnnaBridge 145:64910690c574 755 * @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE
AnnaBridge 145:64910690c574 756 * @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE
AnnaBridge 145:64910690c574 757 */
AnnaBridge 145:64910690c574 758 __STATIC_INLINE uint32_t LL_DAC_GetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 759 {
AnnaBridge 145:64910690c574 760 return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_BOFF1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 761 >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
AnnaBridge 145:64910690c574 762 );
AnnaBridge 145:64910690c574 763 }
AnnaBridge 145:64910690c574 764
AnnaBridge 145:64910690c574 765 /**
AnnaBridge 145:64910690c574 766 * @}
AnnaBridge 145:64910690c574 767 */
AnnaBridge 145:64910690c574 768
AnnaBridge 145:64910690c574 769 /** @defgroup DAC_LL_EF_DMA_Management DMA Management
AnnaBridge 145:64910690c574 770 * @{
AnnaBridge 145:64910690c574 771 */
AnnaBridge 145:64910690c574 772
AnnaBridge 145:64910690c574 773 /**
AnnaBridge 145:64910690c574 774 * @brief Enable DAC DMA transfer request of the selected channel.
AnnaBridge 145:64910690c574 775 * @note To configure DMA source address (peripheral address),
AnnaBridge 145:64910690c574 776 * use function @ref LL_DAC_DMA_GetRegAddr().
AnnaBridge 145:64910690c574 777 * @rmtoll CR DMAEN1 LL_DAC_EnableDMAReq\n
AnnaBridge 145:64910690c574 778 * CR DMAEN2 LL_DAC_EnableDMAReq
AnnaBridge 145:64910690c574 779 * @param DACx DAC instance
AnnaBridge 145:64910690c574 780 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 781 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 782 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 783 * @retval None
AnnaBridge 145:64910690c574 784 */
AnnaBridge 145:64910690c574 785 __STATIC_INLINE void LL_DAC_EnableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 786 {
AnnaBridge 145:64910690c574 787 SET_BIT(DACx->CR,
AnnaBridge 145:64910690c574 788 DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 789 }
AnnaBridge 145:64910690c574 790
AnnaBridge 145:64910690c574 791 /**
AnnaBridge 145:64910690c574 792 * @brief Disable DAC DMA transfer request of the selected channel.
AnnaBridge 145:64910690c574 793 * @note To configure DMA source address (peripheral address),
AnnaBridge 145:64910690c574 794 * use function @ref LL_DAC_DMA_GetRegAddr().
AnnaBridge 145:64910690c574 795 * @rmtoll CR DMAEN1 LL_DAC_DisableDMAReq\n
AnnaBridge 145:64910690c574 796 * CR DMAEN2 LL_DAC_DisableDMAReq
AnnaBridge 145:64910690c574 797 * @param DACx DAC instance
AnnaBridge 145:64910690c574 798 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 799 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 800 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 801 * @retval None
AnnaBridge 145:64910690c574 802 */
AnnaBridge 145:64910690c574 803 __STATIC_INLINE void LL_DAC_DisableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 804 {
AnnaBridge 145:64910690c574 805 CLEAR_BIT(DACx->CR,
AnnaBridge 145:64910690c574 806 DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 807 }
AnnaBridge 145:64910690c574 808
AnnaBridge 145:64910690c574 809 /**
AnnaBridge 145:64910690c574 810 * @brief Get DAC DMA transfer request state of the selected channel.
AnnaBridge 145:64910690c574 811 * (0: DAC DMA transfer request is disabled, 1: DAC DMA transfer request is enabled)
AnnaBridge 145:64910690c574 812 * @rmtoll CR DMAEN1 LL_DAC_IsDMAReqEnabled\n
AnnaBridge 145:64910690c574 813 * CR DMAEN2 LL_DAC_IsDMAReqEnabled
AnnaBridge 145:64910690c574 814 * @param DACx DAC instance
AnnaBridge 145:64910690c574 815 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 816 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 817 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 818 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 819 */
AnnaBridge 145:64910690c574 820 __STATIC_INLINE uint32_t LL_DAC_IsDMAReqEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 821 {
AnnaBridge 145:64910690c574 822 return (READ_BIT(DACx->CR,
AnnaBridge 145:64910690c574 823 DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 824 == (DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)));
AnnaBridge 145:64910690c574 825 }
AnnaBridge 145:64910690c574 826
AnnaBridge 145:64910690c574 827 /**
AnnaBridge 145:64910690c574 828 * @brief Function to help to configure DMA transfer to DAC: retrieve the
AnnaBridge 145:64910690c574 829 * DAC register address from DAC instance and a list of DAC registers
AnnaBridge 145:64910690c574 830 * intended to be used (most commonly) with DMA transfer.
AnnaBridge 145:64910690c574 831 * @note These DAC registers are data holding registers:
AnnaBridge 145:64910690c574 832 * when DAC conversion is requested, DAC generates a DMA transfer
AnnaBridge 145:64910690c574 833 * request to have data available in DAC data holding registers.
AnnaBridge 145:64910690c574 834 * @note This macro is intended to be used with LL DMA driver, refer to
AnnaBridge 145:64910690c574 835 * function "LL_DMA_ConfigAddresses()".
AnnaBridge 145:64910690c574 836 * Example:
AnnaBridge 145:64910690c574 837 * LL_DMA_ConfigAddresses(DMA1,
AnnaBridge 145:64910690c574 838 * LL_DMA_CHANNEL_1,
AnnaBridge 145:64910690c574 839 * (uint32_t)&< array or variable >,
AnnaBridge 145:64910690c574 840 * LL_DAC_DMA_GetRegAddr(DAC1, LL_DAC_CHANNEL_1, LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED),
AnnaBridge 145:64910690c574 841 * LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
AnnaBridge 145:64910690c574 842 * @rmtoll DHR12R1 DACC1DHR LL_DAC_DMA_GetRegAddr\n
AnnaBridge 145:64910690c574 843 * DHR12L1 DACC1DHR LL_DAC_DMA_GetRegAddr\n
AnnaBridge 145:64910690c574 844 * DHR8R1 DACC1DHR LL_DAC_DMA_GetRegAddr\n
AnnaBridge 145:64910690c574 845 * DHR12R2 DACC2DHR LL_DAC_DMA_GetRegAddr\n
AnnaBridge 145:64910690c574 846 * DHR12L2 DACC2DHR LL_DAC_DMA_GetRegAddr\n
AnnaBridge 145:64910690c574 847 * DHR8R2 DACC2DHR LL_DAC_DMA_GetRegAddr
AnnaBridge 145:64910690c574 848 * @param DACx DAC instance
AnnaBridge 145:64910690c574 849 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 850 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 851 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 852 * @param Register This parameter can be one of the following values:
AnnaBridge 145:64910690c574 853 * @arg @ref LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED
AnnaBridge 145:64910690c574 854 * @arg @ref LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED
AnnaBridge 145:64910690c574 855 * @arg @ref LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED
AnnaBridge 145:64910690c574 856 * @retval DAC register address
AnnaBridge 145:64910690c574 857 */
AnnaBridge 145:64910690c574 858 __STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Register)
AnnaBridge 145:64910690c574 859 {
AnnaBridge 145:64910690c574 860 /* Retrieve address of register DHR12Rx, DHR12Lx or DHR8Rx depending on */
AnnaBridge 145:64910690c574 861 /* DAC channel selected. */
AnnaBridge 145:64910690c574 862 return ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)->DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, Register))));
AnnaBridge 145:64910690c574 863 }
AnnaBridge 145:64910690c574 864 /**
AnnaBridge 145:64910690c574 865 * @}
AnnaBridge 145:64910690c574 866 */
AnnaBridge 145:64910690c574 867
AnnaBridge 145:64910690c574 868 /** @defgroup DAC_LL_EF_Operation Operation on DAC channels
AnnaBridge 145:64910690c574 869 * @{
AnnaBridge 145:64910690c574 870 */
AnnaBridge 145:64910690c574 871
AnnaBridge 145:64910690c574 872 /**
AnnaBridge 145:64910690c574 873 * @brief Enable DAC selected channel.
AnnaBridge 145:64910690c574 874 * @rmtoll CR EN1 LL_DAC_Enable\n
AnnaBridge 145:64910690c574 875 * CR EN2 LL_DAC_Enable
AnnaBridge 145:64910690c574 876 * @note After enable from off state, DAC channel requires a delay
AnnaBridge 145:64910690c574 877 * for output voltage to reach accuracy +/- 1 LSB.
AnnaBridge 145:64910690c574 878 * Refer to device datasheet, parameter "tWAKEUP".
AnnaBridge 145:64910690c574 879 * @param DACx DAC instance
AnnaBridge 145:64910690c574 880 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 881 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 882 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 883 * @retval None
AnnaBridge 145:64910690c574 884 */
AnnaBridge 145:64910690c574 885 __STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 886 {
AnnaBridge 145:64910690c574 887 SET_BIT(DACx->CR,
AnnaBridge 145:64910690c574 888 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 889 }
AnnaBridge 145:64910690c574 890
AnnaBridge 145:64910690c574 891 /**
AnnaBridge 145:64910690c574 892 * @brief Disable DAC selected channel.
AnnaBridge 145:64910690c574 893 * @rmtoll CR EN1 LL_DAC_Disable\n
AnnaBridge 145:64910690c574 894 * CR EN2 LL_DAC_Disable
AnnaBridge 145:64910690c574 895 * @param DACx DAC instance
AnnaBridge 145:64910690c574 896 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 897 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 898 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 899 * @retval None
AnnaBridge 145:64910690c574 900 */
AnnaBridge 145:64910690c574 901 __STATIC_INLINE void LL_DAC_Disable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 902 {
AnnaBridge 145:64910690c574 903 CLEAR_BIT(DACx->CR,
AnnaBridge 145:64910690c574 904 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 905 }
AnnaBridge 145:64910690c574 906
AnnaBridge 145:64910690c574 907 /**
AnnaBridge 145:64910690c574 908 * @brief Get DAC enable state of the selected channel.
AnnaBridge 145:64910690c574 909 * (0: DAC channel is disabled, 1: DAC channel is enabled)
AnnaBridge 145:64910690c574 910 * @rmtoll CR EN1 LL_DAC_IsEnabled\n
AnnaBridge 145:64910690c574 911 * CR EN2 LL_DAC_IsEnabled
AnnaBridge 145:64910690c574 912 * @param DACx DAC instance
AnnaBridge 145:64910690c574 913 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 914 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 915 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 916 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 917 */
AnnaBridge 145:64910690c574 918 __STATIC_INLINE uint32_t LL_DAC_IsEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 919 {
AnnaBridge 145:64910690c574 920 return (READ_BIT(DACx->CR,
AnnaBridge 145:64910690c574 921 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 922 == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)));
AnnaBridge 145:64910690c574 923 }
AnnaBridge 145:64910690c574 924
AnnaBridge 145:64910690c574 925 /**
AnnaBridge 145:64910690c574 926 * @brief Enable DAC trigger of the selected channel.
AnnaBridge 145:64910690c574 927 * @note - If DAC trigger is disabled, DAC conversion is performed
AnnaBridge 145:64910690c574 928 * automatically once the data holding register is updated,
AnnaBridge 145:64910690c574 929 * using functions "LL_DAC_ConvertData{8; 12}{Right; Left} Aligned()":
AnnaBridge 145:64910690c574 930 * @ref LL_DAC_ConvertData12RightAligned(), ...
AnnaBridge 145:64910690c574 931 * - If DAC trigger is enabled, DAC conversion is performed
AnnaBridge 145:64910690c574 932 * only when a hardware of software trigger event is occurring.
AnnaBridge 145:64910690c574 933 * Select trigger source using
AnnaBridge 145:64910690c574 934 * function @ref LL_DAC_SetTriggerSource().
AnnaBridge 145:64910690c574 935 * @rmtoll CR TEN1 LL_DAC_EnableTrigger\n
AnnaBridge 145:64910690c574 936 * CR TEN2 LL_DAC_EnableTrigger
AnnaBridge 145:64910690c574 937 * @param DACx DAC instance
AnnaBridge 145:64910690c574 938 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 939 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 940 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 941 * @retval None
AnnaBridge 145:64910690c574 942 */
AnnaBridge 145:64910690c574 943 __STATIC_INLINE void LL_DAC_EnableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 944 {
AnnaBridge 145:64910690c574 945 SET_BIT(DACx->CR,
AnnaBridge 145:64910690c574 946 DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 947 }
AnnaBridge 145:64910690c574 948
AnnaBridge 145:64910690c574 949 /**
AnnaBridge 145:64910690c574 950 * @brief Disable DAC trigger of the selected channel.
AnnaBridge 145:64910690c574 951 * @rmtoll CR TEN1 LL_DAC_DisableTrigger\n
AnnaBridge 145:64910690c574 952 * CR TEN2 LL_DAC_DisableTrigger
AnnaBridge 145:64910690c574 953 * @param DACx DAC instance
AnnaBridge 145:64910690c574 954 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 955 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 956 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 957 * @retval None
AnnaBridge 145:64910690c574 958 */
AnnaBridge 145:64910690c574 959 __STATIC_INLINE void LL_DAC_DisableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 960 {
AnnaBridge 145:64910690c574 961 CLEAR_BIT(DACx->CR,
AnnaBridge 145:64910690c574 962 DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
AnnaBridge 145:64910690c574 963 }
AnnaBridge 145:64910690c574 964
AnnaBridge 145:64910690c574 965 /**
AnnaBridge 145:64910690c574 966 * @brief Get DAC trigger state of the selected channel.
AnnaBridge 145:64910690c574 967 * (0: DAC trigger is disabled, 1: DAC trigger is enabled)
AnnaBridge 145:64910690c574 968 * @rmtoll CR TEN1 LL_DAC_IsTriggerEnabled\n
AnnaBridge 145:64910690c574 969 * CR TEN2 LL_DAC_IsTriggerEnabled
AnnaBridge 145:64910690c574 970 * @param DACx DAC instance
AnnaBridge 145:64910690c574 971 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 972 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 973 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 974 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 975 */
AnnaBridge 145:64910690c574 976 __STATIC_INLINE uint32_t LL_DAC_IsTriggerEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 977 {
AnnaBridge 145:64910690c574 978 return (READ_BIT(DACx->CR,
AnnaBridge 145:64910690c574 979 DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
AnnaBridge 145:64910690c574 980 == (DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)));
AnnaBridge 145:64910690c574 981 }
AnnaBridge 145:64910690c574 982
AnnaBridge 145:64910690c574 983 /**
AnnaBridge 145:64910690c574 984 * @brief Trig DAC conversion by software for the selected DAC channel.
AnnaBridge 145:64910690c574 985 * @note Preliminarily, DAC trigger must be set to software trigger
AnnaBridge 145:64910690c574 986 * using function @ref LL_DAC_SetTriggerSource()
AnnaBridge 145:64910690c574 987 * with parameter "LL_DAC_TRIGGER_SOFTWARE".
AnnaBridge 145:64910690c574 988 * and DAC trigger must be enabled using
AnnaBridge 145:64910690c574 989 * function @ref LL_DAC_EnableTrigger().
AnnaBridge 145:64910690c574 990 * @note For devices featuring DAC with 2 channels: this function
AnnaBridge 145:64910690c574 991 * can perform a SW start of both DAC channels simultaneously.
AnnaBridge 145:64910690c574 992 * Two channels can be selected as parameter.
AnnaBridge 145:64910690c574 993 * Example: (LL_DAC_CHANNEL_1 | LL_DAC_CHANNEL_2)
AnnaBridge 145:64910690c574 994 * @rmtoll SWTRIGR SWTRIG1 LL_DAC_TrigSWConversion\n
AnnaBridge 145:64910690c574 995 * SWTRIGR SWTRIG2 LL_DAC_TrigSWConversion
AnnaBridge 145:64910690c574 996 * @param DACx DAC instance
AnnaBridge 145:64910690c574 997 * @param DAC_Channel This parameter can a combination of the following values:
AnnaBridge 145:64910690c574 998 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 999 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 1000 * @retval None
AnnaBridge 145:64910690c574 1001 */
AnnaBridge 145:64910690c574 1002 __STATIC_INLINE void LL_DAC_TrigSWConversion(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 1003 {
AnnaBridge 145:64910690c574 1004 SET_BIT(DACx->SWTRIGR,
AnnaBridge 145:64910690c574 1005 (DAC_Channel & DAC_SWTR_CHX_MASK));
AnnaBridge 145:64910690c574 1006 }
AnnaBridge 145:64910690c574 1007
AnnaBridge 145:64910690c574 1008 /**
AnnaBridge 145:64910690c574 1009 * @brief Set the data to be loaded in the data holding register
AnnaBridge 145:64910690c574 1010 * in format 12 bits left alignment (LSB aligned on bit 0),
AnnaBridge 145:64910690c574 1011 * for the selected DAC channel.
AnnaBridge 145:64910690c574 1012 * @rmtoll DHR12R1 DACC1DHR LL_DAC_ConvertData12RightAligned\n
AnnaBridge 145:64910690c574 1013 * DHR12R2 DACC2DHR LL_DAC_ConvertData12RightAligned
AnnaBridge 145:64910690c574 1014 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1015 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1016 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 1017 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 1018 * @param Data Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1019 * @retval None
AnnaBridge 145:64910690c574 1020 */
AnnaBridge 145:64910690c574 1021 __STATIC_INLINE void LL_DAC_ConvertData12RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
AnnaBridge 145:64910690c574 1022 {
AnnaBridge 145:64910690c574 1023 register uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR12RX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 1024
AnnaBridge 145:64910690c574 1025 MODIFY_REG(*preg,
AnnaBridge 145:64910690c574 1026 DAC_DHR12R1_DACC1DHR,
AnnaBridge 145:64910690c574 1027 Data);
AnnaBridge 145:64910690c574 1028 }
AnnaBridge 145:64910690c574 1029
AnnaBridge 145:64910690c574 1030 /**
AnnaBridge 145:64910690c574 1031 * @brief Set the data to be loaded in the data holding register
AnnaBridge 145:64910690c574 1032 * in format 12 bits left alignment (MSB aligned on bit 15),
AnnaBridge 145:64910690c574 1033 * for the selected DAC channel.
AnnaBridge 145:64910690c574 1034 * @rmtoll DHR12L1 DACC1DHR LL_DAC_ConvertData12LeftAligned\n
AnnaBridge 145:64910690c574 1035 * DHR12L2 DACC2DHR LL_DAC_ConvertData12LeftAligned
AnnaBridge 145:64910690c574 1036 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1037 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1038 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 1039 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 1040 * @param Data Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1041 * @retval None
AnnaBridge 145:64910690c574 1042 */
AnnaBridge 145:64910690c574 1043 __STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
AnnaBridge 145:64910690c574 1044 {
AnnaBridge 145:64910690c574 1045 register uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR12LX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 1046
AnnaBridge 145:64910690c574 1047 MODIFY_REG(*preg,
AnnaBridge 145:64910690c574 1048 DAC_DHR12L1_DACC1DHR,
AnnaBridge 145:64910690c574 1049 Data);
AnnaBridge 145:64910690c574 1050 }
AnnaBridge 145:64910690c574 1051
AnnaBridge 145:64910690c574 1052 /**
AnnaBridge 145:64910690c574 1053 * @brief Set the data to be loaded in the data holding register
AnnaBridge 145:64910690c574 1054 * in format 8 bits left alignment (LSB aligned on bit 0),
AnnaBridge 145:64910690c574 1055 * for the selected DAC channel.
AnnaBridge 145:64910690c574 1056 * @rmtoll DHR8R1 DACC1DHR LL_DAC_ConvertData8RightAligned\n
AnnaBridge 145:64910690c574 1057 * DHR8R2 DACC2DHR LL_DAC_ConvertData8RightAligned
AnnaBridge 145:64910690c574 1058 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1059 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1060 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 1061 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 1062 * @param Data Value between Min_Data=0x00 and Max_Data=0xFF
AnnaBridge 145:64910690c574 1063 * @retval None
AnnaBridge 145:64910690c574 1064 */
AnnaBridge 145:64910690c574 1065 __STATIC_INLINE void LL_DAC_ConvertData8RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
AnnaBridge 145:64910690c574 1066 {
AnnaBridge 145:64910690c574 1067 register uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR8RX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 1068
AnnaBridge 145:64910690c574 1069 MODIFY_REG(*preg,
AnnaBridge 145:64910690c574 1070 DAC_DHR8R1_DACC1DHR,
AnnaBridge 145:64910690c574 1071 Data);
AnnaBridge 145:64910690c574 1072 }
AnnaBridge 145:64910690c574 1073
AnnaBridge 145:64910690c574 1074 /**
AnnaBridge 145:64910690c574 1075 * @brief Set the data to be loaded in the data holding register
AnnaBridge 145:64910690c574 1076 * in format 12 bits left alignment (LSB aligned on bit 0),
AnnaBridge 145:64910690c574 1077 * for both DAC channels.
AnnaBridge 145:64910690c574 1078 * @rmtoll DHR12RD DACC1DHR LL_DAC_ConvertDualData12RightAligned\n
AnnaBridge 145:64910690c574 1079 * DHR12RD DACC2DHR LL_DAC_ConvertDualData12RightAligned
AnnaBridge 145:64910690c574 1080 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1081 * @param DataChannel1 Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1082 * @param DataChannel2 Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1083 * @retval None
AnnaBridge 145:64910690c574 1084 */
AnnaBridge 145:64910690c574 1085 __STATIC_INLINE void LL_DAC_ConvertDualData12RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)
AnnaBridge 145:64910690c574 1086 {
AnnaBridge 145:64910690c574 1087 MODIFY_REG(DACx->DHR12RD,
AnnaBridge 145:64910690c574 1088 (DAC_DHR12RD_DACC2DHR | DAC_DHR12RD_DACC1DHR),
AnnaBridge 145:64910690c574 1089 ((DataChannel2 << DAC_DHR12RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));
AnnaBridge 145:64910690c574 1090 }
AnnaBridge 145:64910690c574 1091
AnnaBridge 145:64910690c574 1092 /**
AnnaBridge 145:64910690c574 1093 * @brief Set the data to be loaded in the data holding register
AnnaBridge 145:64910690c574 1094 * in format 12 bits left alignment (MSB aligned on bit 15),
AnnaBridge 145:64910690c574 1095 * for both DAC channels.
AnnaBridge 145:64910690c574 1096 * @rmtoll DHR12LD DACC1DHR LL_DAC_ConvertDualData12LeftAligned\n
AnnaBridge 145:64910690c574 1097 * DHR12LD DACC2DHR LL_DAC_ConvertDualData12LeftAligned
AnnaBridge 145:64910690c574 1098 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1099 * @param DataChannel1 Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1100 * @param DataChannel2 Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1101 * @retval None
AnnaBridge 145:64910690c574 1102 */
AnnaBridge 145:64910690c574 1103 __STATIC_INLINE void LL_DAC_ConvertDualData12LeftAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)
AnnaBridge 145:64910690c574 1104 {
AnnaBridge 145:64910690c574 1105 /* Note: Data of DAC channel 2 shift value subtracted of 4 because */
AnnaBridge 145:64910690c574 1106 /* data on 16 bits and DAC channel 2 bits field is on the 12 MSB, */
AnnaBridge 145:64910690c574 1107 /* the 4 LSB must be taken into account for the shift value. */
AnnaBridge 145:64910690c574 1108 MODIFY_REG(DACx->DHR12LD,
AnnaBridge 145:64910690c574 1109 (DAC_DHR12LD_DACC2DHR | DAC_DHR12LD_DACC1DHR),
AnnaBridge 145:64910690c574 1110 ((DataChannel2 << (DAC_DHR12LD_DACC2DHR_BITOFFSET_POS - 4U)) | DataChannel1));
AnnaBridge 145:64910690c574 1111 }
AnnaBridge 145:64910690c574 1112
AnnaBridge 145:64910690c574 1113 /**
AnnaBridge 145:64910690c574 1114 * @brief Set the data to be loaded in the data holding register
AnnaBridge 145:64910690c574 1115 * in format 8 bits left alignment (LSB aligned on bit 0),
AnnaBridge 145:64910690c574 1116 * for both DAC channels.
AnnaBridge 145:64910690c574 1117 * @rmtoll DHR8RD DACC1DHR LL_DAC_ConvertDualData8RightAligned\n
AnnaBridge 145:64910690c574 1118 * DHR8RD DACC2DHR LL_DAC_ConvertDualData8RightAligned
AnnaBridge 145:64910690c574 1119 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1120 * @param DataChannel1 Value between Min_Data=0x00 and Max_Data=0xFF
AnnaBridge 145:64910690c574 1121 * @param DataChannel2 Value between Min_Data=0x00 and Max_Data=0xFF
AnnaBridge 145:64910690c574 1122 * @retval None
AnnaBridge 145:64910690c574 1123 */
AnnaBridge 145:64910690c574 1124 __STATIC_INLINE void LL_DAC_ConvertDualData8RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)
AnnaBridge 145:64910690c574 1125 {
AnnaBridge 145:64910690c574 1126 MODIFY_REG(DACx->DHR8RD,
AnnaBridge 145:64910690c574 1127 (DAC_DHR8RD_DACC2DHR | DAC_DHR8RD_DACC1DHR),
AnnaBridge 145:64910690c574 1128 ((DataChannel2 << DAC_DHR8RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));
AnnaBridge 145:64910690c574 1129 }
AnnaBridge 145:64910690c574 1130
AnnaBridge 145:64910690c574 1131 /**
AnnaBridge 145:64910690c574 1132 * @brief Retrieve output data currently generated for the selected DAC channel.
AnnaBridge 145:64910690c574 1133 * @note Whatever alignment and resolution settings
AnnaBridge 145:64910690c574 1134 * (using functions "LL_DAC_ConvertData{8; 12}{Right; Left} Aligned()":
AnnaBridge 145:64910690c574 1135 * @ref LL_DAC_ConvertData12RightAligned(), ...),
AnnaBridge 145:64910690c574 1136 * output data format is 12 bits right aligned (LSB aligned on bit 0).
AnnaBridge 145:64910690c574 1137 * @rmtoll DOR1 DACC1DOR LL_DAC_RetrieveOutputData\n
AnnaBridge 145:64910690c574 1138 * DOR2 DACC2DOR LL_DAC_RetrieveOutputData
AnnaBridge 145:64910690c574 1139 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1140 * @param DAC_Channel This parameter can be one of the following values:
AnnaBridge 145:64910690c574 1141 * @arg @ref LL_DAC_CHANNEL_1
AnnaBridge 145:64910690c574 1142 * @arg @ref LL_DAC_CHANNEL_2
AnnaBridge 145:64910690c574 1143 * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
AnnaBridge 145:64910690c574 1144 */
AnnaBridge 145:64910690c574 1145 __STATIC_INLINE uint32_t LL_DAC_RetrieveOutputData(DAC_TypeDef *DACx, uint32_t DAC_Channel)
AnnaBridge 145:64910690c574 1146 {
AnnaBridge 145:64910690c574 1147 register uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DOR1, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DORX_REGOFFSET_MASK));
AnnaBridge 145:64910690c574 1148
AnnaBridge 145:64910690c574 1149 return (uint16_t) READ_BIT(*preg, DAC_DOR1_DACC1DOR);
AnnaBridge 145:64910690c574 1150 }
AnnaBridge 145:64910690c574 1151
AnnaBridge 145:64910690c574 1152 /**
AnnaBridge 145:64910690c574 1153 * @}
AnnaBridge 145:64910690c574 1154 */
AnnaBridge 145:64910690c574 1155
AnnaBridge 145:64910690c574 1156 /** @defgroup DAC_LL_EF_FLAG_Management FLAG Management
AnnaBridge 145:64910690c574 1157 * @{
AnnaBridge 145:64910690c574 1158 */
AnnaBridge 145:64910690c574 1159 /**
AnnaBridge 145:64910690c574 1160 * @brief Get DAC underrun flag for DAC channel 1
AnnaBridge 145:64910690c574 1161 * @rmtoll SR DMAUDR1 LL_DAC_IsActiveFlag_DMAUDR1
AnnaBridge 145:64910690c574 1162 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1163 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 1164 */
AnnaBridge 145:64910690c574 1165 __STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR1(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1166 {
AnnaBridge 145:64910690c574 1167 return (READ_BIT(DACx->SR, LL_DAC_FLAG_DMAUDR1) == (LL_DAC_FLAG_DMAUDR1));
AnnaBridge 145:64910690c574 1168 }
AnnaBridge 145:64910690c574 1169
AnnaBridge 145:64910690c574 1170 /**
AnnaBridge 145:64910690c574 1171 * @brief Get DAC underrun flag for DAC channel 2
AnnaBridge 145:64910690c574 1172 * @rmtoll SR DMAUDR2 LL_DAC_IsActiveFlag_DMAUDR2
AnnaBridge 145:64910690c574 1173 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1174 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 1175 */
AnnaBridge 145:64910690c574 1176 __STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR2(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1177 {
AnnaBridge 145:64910690c574 1178 return (READ_BIT(DACx->SR, LL_DAC_FLAG_DMAUDR2) == (LL_DAC_FLAG_DMAUDR2));
AnnaBridge 145:64910690c574 1179 }
AnnaBridge 145:64910690c574 1180
AnnaBridge 145:64910690c574 1181 /**
AnnaBridge 145:64910690c574 1182 * @brief Clear DAC underrun flag for DAC channel 1
AnnaBridge 145:64910690c574 1183 * @rmtoll SR DMAUDR1 LL_DAC_ClearFlag_DMAUDR1
AnnaBridge 145:64910690c574 1184 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1185 * @retval None
AnnaBridge 145:64910690c574 1186 */
AnnaBridge 145:64910690c574 1187 __STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR1(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1188 {
AnnaBridge 145:64910690c574 1189 WRITE_REG(DACx->SR, LL_DAC_FLAG_DMAUDR1);
AnnaBridge 145:64910690c574 1190 }
AnnaBridge 145:64910690c574 1191
AnnaBridge 145:64910690c574 1192 /**
AnnaBridge 145:64910690c574 1193 * @brief Clear DAC underrun flag for DAC channel 2
AnnaBridge 145:64910690c574 1194 * @rmtoll SR DMAUDR2 LL_DAC_ClearFlag_DMAUDR2
AnnaBridge 145:64910690c574 1195 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1196 * @retval None
AnnaBridge 145:64910690c574 1197 */
AnnaBridge 145:64910690c574 1198 __STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR2(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1199 {
AnnaBridge 145:64910690c574 1200 WRITE_REG(DACx->SR, LL_DAC_FLAG_DMAUDR2);
AnnaBridge 145:64910690c574 1201 }
AnnaBridge 145:64910690c574 1202
AnnaBridge 145:64910690c574 1203 /**
AnnaBridge 145:64910690c574 1204 * @}
AnnaBridge 145:64910690c574 1205 */
AnnaBridge 145:64910690c574 1206
AnnaBridge 145:64910690c574 1207 /** @defgroup DAC_LL_EF_IT_Management IT management
AnnaBridge 145:64910690c574 1208 * @{
AnnaBridge 145:64910690c574 1209 */
AnnaBridge 145:64910690c574 1210
AnnaBridge 145:64910690c574 1211 /**
AnnaBridge 145:64910690c574 1212 * @brief Enable DMA underrun interrupt for DAC channel 1
AnnaBridge 145:64910690c574 1213 * @rmtoll CR DMAUDRIE1 LL_DAC_EnableIT_DMAUDR1
AnnaBridge 145:64910690c574 1214 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1215 * @retval None
AnnaBridge 145:64910690c574 1216 */
AnnaBridge 145:64910690c574 1217 __STATIC_INLINE void LL_DAC_EnableIT_DMAUDR1(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1218 {
AnnaBridge 145:64910690c574 1219 SET_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1);
AnnaBridge 145:64910690c574 1220 }
AnnaBridge 145:64910690c574 1221
AnnaBridge 145:64910690c574 1222 /**
AnnaBridge 145:64910690c574 1223 * @brief Enable DMA underrun interrupt for DAC channel 2
AnnaBridge 145:64910690c574 1224 * @rmtoll CR DMAUDRIE2 LL_DAC_EnableIT_DMAUDR2
AnnaBridge 145:64910690c574 1225 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1226 * @retval None
AnnaBridge 145:64910690c574 1227 */
AnnaBridge 145:64910690c574 1228 __STATIC_INLINE void LL_DAC_EnableIT_DMAUDR2(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1229 {
AnnaBridge 145:64910690c574 1230 SET_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2);
AnnaBridge 145:64910690c574 1231 }
AnnaBridge 145:64910690c574 1232
AnnaBridge 145:64910690c574 1233 /**
AnnaBridge 145:64910690c574 1234 * @brief Disable DMA underrun interrupt for DAC channel 1
AnnaBridge 145:64910690c574 1235 * @rmtoll CR DMAUDRIE1 LL_DAC_DisableIT_DMAUDR1
AnnaBridge 145:64910690c574 1236 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1237 * @retval None
AnnaBridge 145:64910690c574 1238 */
AnnaBridge 145:64910690c574 1239 __STATIC_INLINE void LL_DAC_DisableIT_DMAUDR1(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1240 {
AnnaBridge 145:64910690c574 1241 CLEAR_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1);
AnnaBridge 145:64910690c574 1242 }
AnnaBridge 145:64910690c574 1243
AnnaBridge 145:64910690c574 1244 /**
AnnaBridge 145:64910690c574 1245 * @brief Disable DMA underrun interrupt for DAC channel 2
AnnaBridge 145:64910690c574 1246 * @rmtoll CR DMAUDRIE2 LL_DAC_DisableIT_DMAUDR2
AnnaBridge 145:64910690c574 1247 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1248 * @retval None
AnnaBridge 145:64910690c574 1249 */
AnnaBridge 145:64910690c574 1250 __STATIC_INLINE void LL_DAC_DisableIT_DMAUDR2(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1251 {
AnnaBridge 145:64910690c574 1252 CLEAR_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2);
AnnaBridge 145:64910690c574 1253 }
AnnaBridge 145:64910690c574 1254
AnnaBridge 145:64910690c574 1255 /**
AnnaBridge 145:64910690c574 1256 * @brief Get DMA underrun interrupt for DAC channel 1
AnnaBridge 145:64910690c574 1257 * @rmtoll CR DMAUDRIE1 LL_DAC_IsEnabledIT_DMAUDR1
AnnaBridge 145:64910690c574 1258 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1259 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 1260 */
AnnaBridge 145:64910690c574 1261 __STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR1(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1262 {
AnnaBridge 145:64910690c574 1263 return (READ_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1) == (LL_DAC_IT_DMAUDRIE1));
AnnaBridge 145:64910690c574 1264 }
AnnaBridge 145:64910690c574 1265
AnnaBridge 145:64910690c574 1266 /**
AnnaBridge 145:64910690c574 1267 * @brief Get DMA underrun interrupt for DAC channel 2
AnnaBridge 145:64910690c574 1268 * @rmtoll CR DMAUDRIE2 LL_DAC_IsEnabledIT_DMAUDR2
AnnaBridge 145:64910690c574 1269 * @param DACx DAC instance
AnnaBridge 145:64910690c574 1270 * @retval State of bit (1 or 0).
AnnaBridge 145:64910690c574 1271 */
AnnaBridge 145:64910690c574 1272 __STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR2(DAC_TypeDef *DACx)
AnnaBridge 145:64910690c574 1273 {
AnnaBridge 145:64910690c574 1274 return (READ_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2) == (LL_DAC_IT_DMAUDRIE2));
AnnaBridge 145:64910690c574 1275 }
AnnaBridge 145:64910690c574 1276
AnnaBridge 145:64910690c574 1277 /**
AnnaBridge 145:64910690c574 1278 * @}
AnnaBridge 145:64910690c574 1279 */
AnnaBridge 145:64910690c574 1280
AnnaBridge 145:64910690c574 1281 #if defined(USE_FULL_LL_DRIVER)
AnnaBridge 145:64910690c574 1282 /** @defgroup DAC_LL_EF_Init Initialization and de-initialization functions
AnnaBridge 145:64910690c574 1283 * @{
AnnaBridge 145:64910690c574 1284 */
AnnaBridge 145:64910690c574 1285
AnnaBridge 145:64910690c574 1286 ErrorStatus LL_DAC_DeInit(DAC_TypeDef* DACx);
AnnaBridge 145:64910690c574 1287 ErrorStatus LL_DAC_Init(DAC_TypeDef* DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef* DAC_InitStruct);
AnnaBridge 145:64910690c574 1288 void LL_DAC_StructInit(LL_DAC_InitTypeDef* DAC_InitStruct);
AnnaBridge 145:64910690c574 1289
AnnaBridge 145:64910690c574 1290 /**
AnnaBridge 145:64910690c574 1291 * @}
AnnaBridge 145:64910690c574 1292 */
AnnaBridge 145:64910690c574 1293 #endif /* USE_FULL_LL_DRIVER */
AnnaBridge 145:64910690c574 1294
AnnaBridge 145:64910690c574 1295 /**
AnnaBridge 145:64910690c574 1296 * @}
AnnaBridge 145:64910690c574 1297 */
AnnaBridge 145:64910690c574 1298
AnnaBridge 145:64910690c574 1299 /**
AnnaBridge 145:64910690c574 1300 * @}
AnnaBridge 145:64910690c574 1301 */
AnnaBridge 145:64910690c574 1302
AnnaBridge 145:64910690c574 1303 #endif /* DAC */
AnnaBridge 145:64910690c574 1304
AnnaBridge 145:64910690c574 1305 /**
AnnaBridge 145:64910690c574 1306 * @}
AnnaBridge 145:64910690c574 1307 */
AnnaBridge 145:64910690c574 1308
AnnaBridge 145:64910690c574 1309 #ifdef __cplusplus
AnnaBridge 145:64910690c574 1310 }
AnnaBridge 145:64910690c574 1311 #endif
AnnaBridge 145:64910690c574 1312
AnnaBridge 145:64910690c574 1313 #endif /* __STM32F2xx_LL_DAC_H */
AnnaBridge 145:64910690c574 1314
AnnaBridge 145:64910690c574 1315 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/