mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_NCS36510/TOOLCHAIN_GCC_ARM/spi_ipc7207_map.h@172:65be27845400, 2019-02-20 (annotated)

Committer:
AnnaBridge
Date:
Wed Feb 20 20:53:29 2019 +0000
Revision:
172:65be27845400
Parent:
171:3a7713b1edbc 
mbed library release version 165

Who changed what in which revision?

UserRevisionLine numberNew contents of line
AnnaBridge 171:3a7713b1edbc 1 /**
AnnaBridge 171:3a7713b1edbc 2 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 3 * @file spi_ipc7207_map.h
AnnaBridge 171:3a7713b1edbc 4 * @brief SPI IPC 7207 HW register map
AnnaBridge 171:3a7713b1edbc 5 * @internal
AnnaBridge 171:3a7713b1edbc 6 * @author ON Semiconductor
AnnaBridge 171:3a7713b1edbc 7 * $Rev: 2110 $
AnnaBridge 171:3a7713b1edbc 8 * $Date: 2013-07-16 20:13:03 +0530 (Tue, 16 Jul 2013) $
AnnaBridge 171:3a7713b1edbc 9 ******************************************************************************
AnnaBridge 171:3a7713b1edbc 10 * Copyright 2016 Semiconductor Components Industries LLC (d/b/a “ON Semiconductor”).
AnnaBridge 171:3a7713b1edbc 11 * All rights reserved. This software and/or documentation is licensed by ON Semiconductor
AnnaBridge 171:3a7713b1edbc 12 * under limited terms and conditions. The terms and conditions pertaining to the software
AnnaBridge 171:3a7713b1edbc 13 * and/or documentation are available at http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf
AnnaBridge 171:3a7713b1edbc 14 * (“ON Semiconductor Standard Terms and Conditions of Sale, Section 8 Software”) and
AnnaBridge 171:3a7713b1edbc 15 * if applicable the software license agreement. Do not use this software and/or
AnnaBridge 171:3a7713b1edbc 16 * documentation unless you have carefully read and you agree to the limited terms and
AnnaBridge 171:3a7713b1edbc 17 * conditions. By using this software and/or documentation, you agree to the limited
AnnaBridge 171:3a7713b1edbc 18 * terms and conditions.
AnnaBridge 171:3a7713b1edbc 19 *
AnnaBridge 171:3a7713b1edbc 20 * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
AnnaBridge 171:3a7713b1edbc 21 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
AnnaBridge 171:3a7713b1edbc 22 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
AnnaBridge 171:3a7713b1edbc 23 * ON SEMICONDUCTOR SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL,
AnnaBridge 171:3a7713b1edbc 24 * INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
AnnaBridge 171:3a7713b1edbc 25 * @endinternal
AnnaBridge 171:3a7713b1edbc 26 *
AnnaBridge 171:3a7713b1edbc 27 * @ingroup spi_ipc7207
AnnaBridge 171:3a7713b1edbc 28 *
AnnaBridge 171:3a7713b1edbc 29 * @details
AnnaBridge 171:3a7713b1edbc 30 * <p>
AnnaBridge 171:3a7713b1edbc 31 * SPI HW register map description
AnnaBridge 171:3a7713b1edbc 32 * </p>
AnnaBridge 171:3a7713b1edbc 33 *
AnnaBridge 171:3a7713b1edbc 34 * <h1> Reference document(s) </h1>
AnnaBridge 171:3a7713b1edbc 35 * <p>
AnnaBridge 171:3a7713b1edbc 36 * <a href="../pdf/IPC7207_SPI_APB_DS_v1P2.pdf" target="_blank">
AnnaBridge 171:3a7713b1edbc 37 * IPC7207 APB SPI Design Specification v1.2 </a>
AnnaBridge 171:3a7713b1edbc 38 * </p>
AnnaBridge 171:3a7713b1edbc 39 */
AnnaBridge 171:3a7713b1edbc 40
AnnaBridge 171:3a7713b1edbc 41 #ifndef SPI_IPC7207_MAP_H_
AnnaBridge 171:3a7713b1edbc 42 #define SPI_IPC7207_MAP_H_
AnnaBridge 171:3a7713b1edbc 43
AnnaBridge 171:3a7713b1edbc 44 #include "architecture.h"
AnnaBridge 171:3a7713b1edbc 45
AnnaBridge 171:3a7713b1edbc 46 /** SPI HW Structure Overlay */
AnnaBridge 171:3a7713b1edbc 47 typedef struct {
AnnaBridge 171:3a7713b1edbc 48 __O uint32_t TX_DATA;
AnnaBridge 171:3a7713b1edbc 49 __I uint32_t RX_DATA;
AnnaBridge 171:3a7713b1edbc 50 __IO uint32_t FDIV;
AnnaBridge 171:3a7713b1edbc 51 union {
AnnaBridge 171:3a7713b1edbc 52 struct {
AnnaBridge 171:3a7713b1edbc 53 __IO uint32_t ENABLE :1; /**< SPI port enable: 0 = disable , 1 = enable */
AnnaBridge 171:3a7713b1edbc 54 __IO uint32_t SAMPLING_EDGE :1; /**< SDI sampling edge: 0 = opposite to SDO edge / 1 = same as SDO edge */
AnnaBridge 171:3a7713b1edbc 55 __IO uint32_t ENDIAN :1; /**< Bits endianness: 0 = LSB first (little-endian) / 1 = MSB first (big-endian) */
AnnaBridge 171:3a7713b1edbc 56 __IO uint32_t CPHA :1; /**< Clock phase: 0 = SDO set before first SCLK edge / 1 = SDO set after first SCLK edge */
AnnaBridge 171:3a7713b1edbc 57 __IO uint32_t CPOL :1; /**< Clock polarity: 0 = active high / 1 = active low */
AnnaBridge 171:3a7713b1edbc 58 __IO uint32_t MODE :1; /**< Device mode: 0 = slave mode / 1 = master mode */
AnnaBridge 171:3a7713b1edbc 59 __IO uint32_t WORD_WIDTH :2; /**< Word width: 0 = 8b / 1 = 16b / 2 = 32b / 3 = reserved */
AnnaBridge 171:3a7713b1edbc 60 } BITS;
AnnaBridge 171:3a7713b1edbc 61 __IO uint32_t WORD;
AnnaBridge 171:3a7713b1edbc 62 } CONTROL;
AnnaBridge 171:3a7713b1edbc 63 union {
AnnaBridge 171:3a7713b1edbc 64 struct {
AnnaBridge 171:3a7713b1edbc 65 __I uint32_t XFER_IP :1; /**< Transfer in progress: 0 = No transfer in progress / 1 = transfer in progress */
AnnaBridge 171:3a7713b1edbc 66 __I uint32_t XFER_ERROR :1;/**< Transfer error: 0 = no error / 1 = SPI Overflow or Underflow */
AnnaBridge 171:3a7713b1edbc 67 __I uint32_t TX_EMPTY :1; /**< Transmit FIFO/buffer empty flag: 0 = not empty / 1 = empty */
AnnaBridge 171:3a7713b1edbc 68 __I uint32_t TX_HALF :1; /**< Transmit FIFO/buffer "half full" flag: 0 = (< half full) / 1 = (>= half full) */
AnnaBridge 171:3a7713b1edbc 69 __I uint32_t TX_FULL :1; /**< Transmit FIFO/buffer full flag: 0 = not full / 1 = full */
AnnaBridge 171:3a7713b1edbc 70 __I uint32_t RX_EMPTY :1; /**< Receive FIFO/buffer empty flag: 0 = not empty / 1 = empty */
AnnaBridge 171:3a7713b1edbc 71 __I uint32_t RX_HALF :1; /**< Receive FIFO/buffer "half full" flag: 0 = (< half full) / 1 = (>= half full) */
AnnaBridge 171:3a7713b1edbc 72 __I uint32_t RX_FULL :1; /**< Receive FIFO/buffer full flag: 0 = not full / 1 = full */
AnnaBridge 171:3a7713b1edbc 73 } BITS;
AnnaBridge 171:3a7713b1edbc 74 __I uint32_t WORD;
AnnaBridge 171:3a7713b1edbc 75 } STATUS;
AnnaBridge 171:3a7713b1edbc 76 union {
AnnaBridge 171:3a7713b1edbc 77 struct {
AnnaBridge 171:3a7713b1edbc 78 __IO uint32_t SS_ENABLE :4; /**< Slave Select (x4): 0 = disable / 1 = enable */
AnnaBridge 171:3a7713b1edbc 79 __IO uint32_t SS_BURST :1; /**< Slave Select burst mode (maintain SS active if TXFIFO not empty) */
AnnaBridge 171:3a7713b1edbc 80 } BITS;
AnnaBridge 171:3a7713b1edbc 81 __IO uint32_t WORD;
AnnaBridge 171:3a7713b1edbc 82 } SLAVE_SELECT;
AnnaBridge 171:3a7713b1edbc 83 __IO uint32_t SLAVE_SELECT_POLARITY; /**< Slave Select polarity for up to 4 slaves:0 = active low / 1 = active high */
AnnaBridge 171:3a7713b1edbc 84 __IO uint32_t IRQ_ENABLE; /**< IRQ (x8) enable: 0 = disable / 1 = enable */
AnnaBridge 171:3a7713b1edbc 85 __I uint32_t IRQ_STATUS; /**< IRQ (x8) status: 0 = no IRQ occurred / 1 = IRQ occurred */
AnnaBridge 171:3a7713b1edbc 86 __O uint32_t IRQ_CLEAR; /**< IRQ (x8) clearing: write 1 to clear IRQ */
AnnaBridge 171:3a7713b1edbc 87 __IO uint32_t TX_WATERMARK; /**< Transmit FIFO Watermark: Defines level of RX Half Full Flag */
AnnaBridge 171:3a7713b1edbc 88 __IO uint32_t RX_WATERMARK; /**< Receive FIFO Watermark: Defines level of TX Half Full Flag */
AnnaBridge 171:3a7713b1edbc 89 __I uint32_t TX_FIFO_LEVEL; /**< Transmit FIFO Level: Indicates actual fill level of TX FIFO. */
AnnaBridge 171:3a7713b1edbc 90 __I uint32_t RX_FIFO_LEVEL; /**< Transmit FIFO Level: Indicates actual fill level of RX FIFO. */
AnnaBridge 171:3a7713b1edbc 91 } SpiIpc7207Reg_t, *SpiIpc7207Reg_pt;
AnnaBridge 171:3a7713b1edbc 92
AnnaBridge 171:3a7713b1edbc 93 #endif /* SPI_IPC7207_MAP_H_ */