mbed official / mbed-src

mbed library sources

Dependents:   Encrypted my_mbed lklk CyaSSL_DTLS_Cellular ... more

Superseded

This library was superseded by mbed-dev - https://os.mbed.com/users/mbed_official/code/mbed-dev/.

Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.

If you are looking for a stable and tested release, please import one of the official mbed library releases:

Import librarymbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Last commit 20 Feb 2019 by mbed official

targets/cmsis/TARGET_STM/TARGET_NUCLEO_F401RE/stm32f4xx_hal_dma.c@274:6937b19af361, 2014-08-06 (annotated)

Committer:
mbed_official
Date:
Wed Aug 06 08:15:07 2014 +0100
Revision:
274:6937b19af361
Parent:
226:b062af740e40
Child:
369:2e96f1b71984
Synchronized with git revision 5b145e4f6c509376173c3ea2aa35a6da879a2124



Full URL: https://github.com/mbedmicro/mbed/commit/5b145e4f6c509376173c3ea2aa35a6da879a2124/



[TARGET_LPC11UXX] PeripheralNames.h and PinMap definitions separation for LPC11UXX platforms

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mbed_official 87:085cde657901 1 /**
mbed_official 87:085cde657901 2 ******************************************************************************
mbed_official 87:085cde657901 3 * @file stm32f4xx_hal_dma.c
mbed_official 87:085cde657901 4 * @author MCD Application Team
mbed_official 226:b062af740e40 5 * @version V1.1.0RC2
mbed_official 226:b062af740e40 6 * @date 14-May-2014
mbed_official 87:085cde657901 7 * @brief DMA HAL module driver.
mbed_official 87:085cde657901 8 *
mbed_official 87:085cde657901 9 * This file provides firmware functions to manage the following
mbed_official 87:085cde657901 10 * functionalities of the Direct Memory Access (DMA) peripheral:
mbed_official 87:085cde657901 11 * + Initialization and de-initialization functions
mbed_official 87:085cde657901 12 * + IO operation functions
mbed_official 87:085cde657901 13 * + Peripheral State and errors functions
mbed_official 87:085cde657901 14 @verbatim
mbed_official 87:085cde657901 15 ==============================================================================
mbed_official 87:085cde657901 16 ##### How to use this driver #####
mbed_official 87:085cde657901 17 ==============================================================================
mbed_official 87:085cde657901 18 [..]
mbed_official 87:085cde657901 19 (#) Enable and configure the peripheral to be connected to the DMA Stream
mbed_official 87:085cde657901 20 (except for internal SRAM/FLASH memories: no initialization is
mbed_official 87:085cde657901 21 necessary) please refer to Reference manual for connection between peripherals
mbed_official 87:085cde657901 22 and DMA requests .
mbed_official 87:085cde657901 23
mbed_official 87:085cde657901 24 (#) For a given Stream, program the required configuration through the following parameters:
mbed_official 87:085cde657901 25 Transfer Direction, Source and Destination data formats,
mbed_official 87:085cde657901 26 Circular, Normal or peripheral flow control mode, Stream Priority level,
mbed_official 87:085cde657901 27 Source and Destination Increment mode, FIFO mode and its Threshold (if needed),
mbed_official 87:085cde657901 28 Burst mode for Source and/or Destination (if needed) using HAL_DMA_Init() function.
mbed_official 87:085cde657901 29
mbed_official 87:085cde657901 30 *** Polling mode IO operation ***
mbed_official 87:085cde657901 31 =================================
mbed_official 87:085cde657901 32 [..]
mbed_official 87:085cde657901 33 (+) Use HAL_DMA_Start() to start DMA transfer after the configuration of Source
mbed_official 87:085cde657901 34 address and destination address and the Length of data to be transferred
mbed_official 87:085cde657901 35 (+) Use HAL_DMA_PollForTransfer() to poll for the end of current transfer, in this
mbed_official 87:085cde657901 36 case a fixed Timeout can be configured by User depending from his application.
mbed_official 87:085cde657901 37
mbed_official 87:085cde657901 38 *** Interrupt mode IO operation ***
mbed_official 87:085cde657901 39 ===================================
mbed_official 87:085cde657901 40 [..]
mbed_official 87:085cde657901 41 (+) Configure the DMA interrupt priority using HAL_NVIC_SetPriority()
mbed_official 87:085cde657901 42 (+) Enable the DMA IRQ handler using HAL_NVIC_EnableIRQ()
mbed_official 87:085cde657901 43 (+) Use HAL_DMA_Start_IT() to start DMA transfer after the configuration of
mbed_official 87:085cde657901 44 Source address and destination address and the Length of data to be transferred. In this
mbed_official 87:085cde657901 45 case the DMA interrupt is configured
mbed_official 87:085cde657901 46 (+) Use HAL_DMA_IRQHandler() called under DMA_IRQHandler() Interrupt subroutine
mbed_official 87:085cde657901 47 (+) At the end of data transfer HAL_DMA_IRQHandler() function is executed and user can
mbed_official 87:085cde657901 48 add his own function by customization of function pointer XferCpltCallback and
mbed_official 87:085cde657901 49 XferErrorCallback (i.e a member of DMA handle structure).
mbed_official 226:b062af740e40 50 [..]
mbed_official 87:085cde657901 51 (#) Use HAL_DMA_GetState() function to return the DMA state and HAL_DMA_GetError() in case of error
mbed_official 87:085cde657901 52 detection.
mbed_official 87:085cde657901 53
mbed_official 87:085cde657901 54 (#) Use HAL_DMA_Abort() function to abort the current transfer
mbed_official 87:085cde657901 55
mbed_official 87:085cde657901 56 -@- In Memory-to-Memory transfer mode, Circular mode is not allowed.
mbed_official 87:085cde657901 57
mbed_official 87:085cde657901 58 -@- The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is
mbed_official 87:085cde657901 59 possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set
mbed_official 87:085cde657901 60 Half-Word data size for the peripheral to access its data register and set Word data size
mbed_official 87:085cde657901 61 for the Memory to gain in access time. Each two half words will be packed and written in
mbed_official 87:085cde657901 62 a single access to a Word in the Memory).
mbed_official 87:085cde657901 63
mbed_official 87:085cde657901 64 -@- When FIFO is disabled, it is not allowed to configure different Data Sizes for Source
mbed_official 87:085cde657901 65 and Destination. In this case the Peripheral Data Size will be applied to both Source
mbed_official 87:085cde657901 66 and Destination.
mbed_official 87:085cde657901 67
mbed_official 87:085cde657901 68 *** DMA HAL driver macros list ***
mbed_official 87:085cde657901 69 =============================================
mbed_official 87:085cde657901 70 [..]
mbed_official 87:085cde657901 71 Below the list of most used macros in DMA HAL driver.
mbed_official 87:085cde657901 72
mbed_official 87:085cde657901 73 (+) __HAL_DMA_ENABLE: Enable the specified DMA Stream.
mbed_official 87:085cde657901 74 (+) __HAL_DMA_DISABLE: Disable the specified DMA Stream.
mbed_official 87:085cde657901 75 (+) __HAL_DMA_GET_FS: Return the current DMA Stream FIFO filled level.
mbed_official 87:085cde657901 76 (+) __HAL_DMA_GET_FLAG: Get the DMA Stream pending flags.
mbed_official 87:085cde657901 77 (+) __HAL_DMA_CLEAR_FLAG: Clear the DMA Stream pending flags.
mbed_official 87:085cde657901 78 (+) __HAL_DMA_ENABLE_IT: Enable the specified DMA Stream interrupts.
mbed_official 87:085cde657901 79 (+) __HAL_DMA_DISABLE_IT: Disable the specified DMA Stream interrupts.
mbed_official 106:ced8cbb51063 80 (+) __HAL_DMA_GET_IT_SOURCE: Check whether the specified DMA Stream interrupt has occurred or not.
mbed_official 87:085cde657901 81
mbed_official 87:085cde657901 82 [..]
mbed_official 87:085cde657901 83 (@) You can refer to the DMA HAL driver header file for more useful macros
mbed_official 87:085cde657901 84
mbed_official 87:085cde657901 85 @endverbatim
mbed_official 87:085cde657901 86 ******************************************************************************
mbed_official 87:085cde657901 87 * @attention
mbed_official 87:085cde657901 88 *
mbed_official 87:085cde657901 89 * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
mbed_official 87:085cde657901 90 *
mbed_official 87:085cde657901 91 * Redistribution and use in source and binary forms, with or without modification,
mbed_official 87:085cde657901 92 * are permitted provided that the following conditions are met:
mbed_official 87:085cde657901 93 * 1. Redistributions of source code must retain the above copyright notice,
mbed_official 87:085cde657901 94 * this list of conditions and the following disclaimer.
mbed_official 87:085cde657901 95 * 2. Redistributions in binary form must reproduce the above copyright notice,
mbed_official 87:085cde657901 96 * this list of conditions and the following disclaimer in the documentation
mbed_official 87:085cde657901 97 * and/or other materials provided with the distribution.
mbed_official 87:085cde657901 98 * 3. Neither the name of STMicroelectronics nor the names of its contributors
mbed_official 87:085cde657901 99 * may be used to endorse or promote products derived from this software
mbed_official 87:085cde657901 100 * without specific prior written permission.
mbed_official 87:085cde657901 101 *
mbed_official 87:085cde657901 102 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
mbed_official 87:085cde657901 103 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
mbed_official 87:085cde657901 104 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
mbed_official 87:085cde657901 105 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
mbed_official 87:085cde657901 106 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
mbed_official 87:085cde657901 107 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
mbed_official 87:085cde657901 108 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
mbed_official 87:085cde657901 109 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
mbed_official 87:085cde657901 110 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
mbed_official 87:085cde657901 111 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
mbed_official 87:085cde657901 112 *
mbed_official 87:085cde657901 113 ******************************************************************************
mbed_official 87:085cde657901 114 */
mbed_official 87:085cde657901 115
mbed_official 87:085cde657901 116 /* Includes ------------------------------------------------------------------*/
mbed_official 87:085cde657901 117 #include "stm32f4xx_hal.h"
mbed_official 87:085cde657901 118
mbed_official 87:085cde657901 119 /** @addtogroup STM32F4xx_HAL_Driver
mbed_official 87:085cde657901 120 * @{
mbed_official 87:085cde657901 121 */
mbed_official 87:085cde657901 122
mbed_official 87:085cde657901 123 /** @defgroup DMA
mbed_official 87:085cde657901 124 * @brief DMA HAL module driver
mbed_official 87:085cde657901 125 * @{
mbed_official 87:085cde657901 126 */
mbed_official 87:085cde657901 127
mbed_official 87:085cde657901 128 #ifdef HAL_DMA_MODULE_ENABLED
mbed_official 87:085cde657901 129
mbed_official 87:085cde657901 130 /* Private typedef -----------------------------------------------------------*/
mbed_official 87:085cde657901 131 /* Private define ------------------------------------------------------------*/
mbed_official 87:085cde657901 132 #define HAL_TIMEOUT_DMA_ABORT ((uint32_t)1000) /* 1s */
mbed_official 87:085cde657901 133 /* Private macro -------------------------------------------------------------*/
mbed_official 87:085cde657901 134 /* Private variables ---------------------------------------------------------*/
mbed_official 87:085cde657901 135 /* Private function prototypes -----------------------------------------------*/
mbed_official 87:085cde657901 136 static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
mbed_official 87:085cde657901 137
mbed_official 87:085cde657901 138 /* Private functions ---------------------------------------------------------*/
mbed_official 87:085cde657901 139
mbed_official 87:085cde657901 140 /** @defgroup DMA_Private_Functions
mbed_official 87:085cde657901 141 * @{
mbed_official 87:085cde657901 142 */
mbed_official 87:085cde657901 143
mbed_official 87:085cde657901 144 /** @defgroup DMA_Group1 Initialization and de-initialization functions
mbed_official 87:085cde657901 145 * @brief Initialization and de-initialization functions
mbed_official 87:085cde657901 146 *
mbed_official 87:085cde657901 147 @verbatim
mbed_official 87:085cde657901 148 ===============================================================================
mbed_official 87:085cde657901 149 ##### Initialization and de-initialization functions #####
mbed_official 87:085cde657901 150 ===============================================================================
mbed_official 87:085cde657901 151 [..]
mbed_official 87:085cde657901 152 This section provides functions allowing to initialize the DMA Stream source
mbed_official 87:085cde657901 153 and destination addresses, incrementation and data sizes, transfer direction,
mbed_official 87:085cde657901 154 circular/normal mode selection, memory-to-memory mode selection and Stream priority value.
mbed_official 87:085cde657901 155 [..]
mbed_official 87:085cde657901 156 The HAL_DMA_Init() function follows the DMA configuration procedures as described in
mbed_official 87:085cde657901 157 reference manual.
mbed_official 87:085cde657901 158
mbed_official 87:085cde657901 159 @endverbatim
mbed_official 87:085cde657901 160 * @{
mbed_official 87:085cde657901 161 */
mbed_official 87:085cde657901 162
mbed_official 87:085cde657901 163 /**
mbed_official 87:085cde657901 164 * @brief Initializes the DMA according to the specified
mbed_official 87:085cde657901 165 * parameters in the DMA_InitTypeDef and create the associated handle.
mbed_official 87:085cde657901 166 * @param hdma: Pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 167 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 168 * @retval HAL status
mbed_official 87:085cde657901 169 */
mbed_official 87:085cde657901 170 HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
mbed_official 87:085cde657901 171 {
mbed_official 87:085cde657901 172 uint32_t tmp = 0;
mbed_official 87:085cde657901 173
mbed_official 87:085cde657901 174 /* Check the DMA peripheral state */
mbed_official 87:085cde657901 175 if(hdma == NULL)
mbed_official 87:085cde657901 176 {
mbed_official 87:085cde657901 177 return HAL_ERROR;
mbed_official 87:085cde657901 178 }
mbed_official 87:085cde657901 179
mbed_official 87:085cde657901 180 /* Check the parameters */
mbed_official 87:085cde657901 181 assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
mbed_official 87:085cde657901 182 assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
mbed_official 87:085cde657901 183 assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
mbed_official 87:085cde657901 184 assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
mbed_official 87:085cde657901 185 assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
mbed_official 87:085cde657901 186 assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
mbed_official 87:085cde657901 187 assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
mbed_official 87:085cde657901 188 assert_param(IS_DMA_MODE(hdma->Init.Mode));
mbed_official 87:085cde657901 189 assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
mbed_official 87:085cde657901 190 assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
mbed_official 87:085cde657901 191 /* Check the memory burst, peripheral burst and FIFO threshold parameters only
mbed_official 87:085cde657901 192 when FIFO mode is enabled */
mbed_official 87:085cde657901 193 if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
mbed_official 87:085cde657901 194 {
mbed_official 87:085cde657901 195 assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
mbed_official 87:085cde657901 196 assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
mbed_official 87:085cde657901 197 assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
mbed_official 87:085cde657901 198 }
mbed_official 87:085cde657901 199
mbed_official 87:085cde657901 200 /* Change DMA peripheral state */
mbed_official 87:085cde657901 201 hdma->State = HAL_DMA_STATE_BUSY;
mbed_official 87:085cde657901 202
mbed_official 87:085cde657901 203 /* Get the CR register value */
mbed_official 87:085cde657901 204 tmp = hdma->Instance->CR;
mbed_official 87:085cde657901 205
mbed_official 87:085cde657901 206 /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and CT bits */
mbed_official 87:085cde657901 207 tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
mbed_official 87:085cde657901 208 DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | \
mbed_official 87:085cde657901 209 DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC | \
mbed_official 87:085cde657901 210 DMA_SxCR_DIR | DMA_SxCR_CT ));
mbed_official 87:085cde657901 211
mbed_official 87:085cde657901 212 /* Prepare the DMA Stream configuration */
mbed_official 87:085cde657901 213 tmp |= hdma->Init.Channel | hdma->Init.Direction |
mbed_official 87:085cde657901 214 hdma->Init.PeriphInc | hdma->Init.MemInc |
mbed_official 87:085cde657901 215 hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
mbed_official 87:085cde657901 216 hdma->Init.Mode | hdma->Init.Priority;
mbed_official 87:085cde657901 217
mbed_official 87:085cde657901 218 /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
mbed_official 87:085cde657901 219 if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
mbed_official 87:085cde657901 220 {
mbed_official 87:085cde657901 221 /* Get memory burst and peripheral burst */
mbed_official 87:085cde657901 222 tmp |= hdma->Init.MemBurst | hdma->Init.PeriphBurst;
mbed_official 87:085cde657901 223 }
mbed_official 87:085cde657901 224
mbed_official 87:085cde657901 225 /* Write to DMA Stream CR register */
mbed_official 87:085cde657901 226 hdma->Instance->CR = tmp;
mbed_official 87:085cde657901 227
mbed_official 87:085cde657901 228 /* Get the FCR register value */
mbed_official 87:085cde657901 229 tmp = hdma->Instance->FCR;
mbed_official 87:085cde657901 230
mbed_official 87:085cde657901 231 /* Clear Direct mode and FIFO threshold bits */
mbed_official 87:085cde657901 232 tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
mbed_official 87:085cde657901 233
mbed_official 87:085cde657901 234 /* Prepare the DMA Stream FIFO configuration */
mbed_official 87:085cde657901 235 tmp |= hdma->Init.FIFOMode;
mbed_official 87:085cde657901 236
mbed_official 87:085cde657901 237 /* the FIFO threshold is not used when the FIFO mode is disabled */
mbed_official 87:085cde657901 238 if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
mbed_official 87:085cde657901 239 {
mbed_official 87:085cde657901 240 /* Get the FIFO threshold */
mbed_official 87:085cde657901 241 tmp |= hdma->Init.FIFOThreshold;
mbed_official 87:085cde657901 242 }
mbed_official 87:085cde657901 243
mbed_official 87:085cde657901 244 /* Write to DMA Stream FCR */
mbed_official 87:085cde657901 245 hdma->Instance->FCR = tmp;
mbed_official 87:085cde657901 246
mbed_official 87:085cde657901 247 /* Initialise the error code */
mbed_official 87:085cde657901 248 hdma->ErrorCode = HAL_DMA_ERROR_NONE;
mbed_official 87:085cde657901 249
mbed_official 87:085cde657901 250 /* Initialize the DMA state */
mbed_official 87:085cde657901 251 hdma->State = HAL_DMA_STATE_READY;
mbed_official 87:085cde657901 252
mbed_official 87:085cde657901 253 return HAL_OK;
mbed_official 87:085cde657901 254 }
mbed_official 87:085cde657901 255
mbed_official 87:085cde657901 256 /**
mbed_official 87:085cde657901 257 * @brief DeInitializes the DMA peripheral
mbed_official 87:085cde657901 258 * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 259 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 260 * @retval HAL status
mbed_official 87:085cde657901 261 */
mbed_official 87:085cde657901 262 HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
mbed_official 87:085cde657901 263 {
mbed_official 87:085cde657901 264 /* Check the DMA peripheral state */
mbed_official 87:085cde657901 265 if(hdma->State == HAL_DMA_STATE_BUSY)
mbed_official 87:085cde657901 266 {
mbed_official 87:085cde657901 267 return HAL_ERROR;
mbed_official 87:085cde657901 268 }
mbed_official 87:085cde657901 269
mbed_official 87:085cde657901 270 /* Disable the selected DMA Streamx */
mbed_official 87:085cde657901 271 __HAL_DMA_DISABLE(hdma);
mbed_official 87:085cde657901 272
mbed_official 87:085cde657901 273 /* Reset DMA Streamx control register */
mbed_official 87:085cde657901 274 hdma->Instance->CR = 0;
mbed_official 87:085cde657901 275
mbed_official 87:085cde657901 276 /* Reset DMA Streamx number of data to transfer register */
mbed_official 87:085cde657901 277 hdma->Instance->NDTR = 0;
mbed_official 87:085cde657901 278
mbed_official 87:085cde657901 279 /* Reset DMA Streamx peripheral address register */
mbed_official 87:085cde657901 280 hdma->Instance->PAR = 0;
mbed_official 87:085cde657901 281
mbed_official 87:085cde657901 282 /* Reset DMA Streamx memory 0 address register */
mbed_official 87:085cde657901 283 hdma->Instance->M0AR = 0;
mbed_official 87:085cde657901 284
mbed_official 87:085cde657901 285 /* Reset DMA Streamx memory 1 address register */
mbed_official 87:085cde657901 286 hdma->Instance->M1AR = 0;
mbed_official 87:085cde657901 287
mbed_official 87:085cde657901 288 /* Reset DMA Streamx FIFO control register */
mbed_official 87:085cde657901 289 hdma->Instance->FCR = (uint32_t)0x00000021;
mbed_official 87:085cde657901 290
mbed_official 87:085cde657901 291 /* Clear all flags */
mbed_official 87:085cde657901 292 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 293 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 294 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 295 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 296 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 297
mbed_official 87:085cde657901 298 /* Initialise the error code */
mbed_official 87:085cde657901 299 hdma->ErrorCode = HAL_DMA_ERROR_NONE;
mbed_official 87:085cde657901 300
mbed_official 87:085cde657901 301 /* Initialize the DMA state */
mbed_official 87:085cde657901 302 hdma->State = HAL_DMA_STATE_RESET;
mbed_official 87:085cde657901 303
mbed_official 106:ced8cbb51063 304 /* Release Lock */
mbed_official 106:ced8cbb51063 305 __HAL_UNLOCK(hdma);
mbed_official 106:ced8cbb51063 306
mbed_official 87:085cde657901 307 return HAL_OK;
mbed_official 87:085cde657901 308 }
mbed_official 87:085cde657901 309
mbed_official 87:085cde657901 310 /**
mbed_official 87:085cde657901 311 * @}
mbed_official 87:085cde657901 312 */
mbed_official 87:085cde657901 313
mbed_official 87:085cde657901 314 /** @defgroup DMA_Group2 I/O operation functions
mbed_official 87:085cde657901 315 * @brief I/O operation functions
mbed_official 87:085cde657901 316 *
mbed_official 87:085cde657901 317 @verbatim
mbed_official 87:085cde657901 318 ===============================================================================
mbed_official 87:085cde657901 319 ##### IO operation functions #####
mbed_official 87:085cde657901 320 ===============================================================================
mbed_official 87:085cde657901 321 [..] This section provides functions allowing to:
mbed_official 87:085cde657901 322 (+) Configure the source, destination address and data length and Start DMA transfer
mbed_official 87:085cde657901 323 (+) Configure the source, destination address and data length and
mbed_official 87:085cde657901 324 Start DMA transfer with interrupt
mbed_official 87:085cde657901 325 (+) Abort DMA transfer
mbed_official 87:085cde657901 326 (+) Poll for transfer complete
mbed_official 87:085cde657901 327 (+) Handle DMA interrupt request
mbed_official 87:085cde657901 328
mbed_official 87:085cde657901 329 @endverbatim
mbed_official 87:085cde657901 330 * @{
mbed_official 87:085cde657901 331 */
mbed_official 87:085cde657901 332
mbed_official 87:085cde657901 333 /**
mbed_official 87:085cde657901 334 * @brief Starts the DMA Transfer.
mbed_official 87:085cde657901 335 * @param hdma : pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 336 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 337 * @param SrcAddress: The source memory Buffer address
mbed_official 87:085cde657901 338 * @param DstAddress: The destination memory Buffer address
mbed_official 87:085cde657901 339 * @param DataLength: The length of data to be transferred from source to destination
mbed_official 87:085cde657901 340 * @retval HAL status
mbed_official 87:085cde657901 341 */
mbed_official 87:085cde657901 342 HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
mbed_official 87:085cde657901 343 {
mbed_official 87:085cde657901 344 /* Process locked */
mbed_official 87:085cde657901 345 __HAL_LOCK(hdma);
mbed_official 87:085cde657901 346
mbed_official 87:085cde657901 347 /* Change DMA peripheral state */
mbed_official 87:085cde657901 348 hdma->State = HAL_DMA_STATE_BUSY;
mbed_official 87:085cde657901 349
mbed_official 87:085cde657901 350 /* Check the parameters */
mbed_official 87:085cde657901 351 assert_param(IS_DMA_BUFFER_SIZE(DataLength));
mbed_official 87:085cde657901 352
mbed_official 87:085cde657901 353 /* Disable the peripheral */
mbed_official 87:085cde657901 354 __HAL_DMA_DISABLE(hdma);
mbed_official 87:085cde657901 355
mbed_official 87:085cde657901 356 /* Configure the source, destination address and the data length */
mbed_official 87:085cde657901 357 DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
mbed_official 87:085cde657901 358
mbed_official 87:085cde657901 359 /* Enable the Peripheral */
mbed_official 87:085cde657901 360 __HAL_DMA_ENABLE(hdma);
mbed_official 87:085cde657901 361
mbed_official 87:085cde657901 362 return HAL_OK;
mbed_official 87:085cde657901 363 }
mbed_official 87:085cde657901 364
mbed_official 87:085cde657901 365 /**
mbed_official 87:085cde657901 366 * @brief Start the DMA Transfer with interrupt enabled.
mbed_official 87:085cde657901 367 * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 368 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 369 * @param SrcAddress: The source memory Buffer address
mbed_official 87:085cde657901 370 * @param DstAddress: The destination memory Buffer address
mbed_official 87:085cde657901 371 * @param DataLength: The length of data to be transferred from source to destination
mbed_official 87:085cde657901 372 * @retval HAL status
mbed_official 87:085cde657901 373 */
mbed_official 87:085cde657901 374 HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
mbed_official 87:085cde657901 375 {
mbed_official 87:085cde657901 376 /* Process locked */
mbed_official 87:085cde657901 377 __HAL_LOCK(hdma);
mbed_official 87:085cde657901 378
mbed_official 87:085cde657901 379 /* Change DMA peripheral state */
mbed_official 87:085cde657901 380 hdma->State = HAL_DMA_STATE_BUSY;
mbed_official 87:085cde657901 381
mbed_official 87:085cde657901 382 /* Check the parameters */
mbed_official 87:085cde657901 383 assert_param(IS_DMA_BUFFER_SIZE(DataLength));
mbed_official 87:085cde657901 384
mbed_official 87:085cde657901 385 /* Disable the peripheral */
mbed_official 87:085cde657901 386 __HAL_DMA_DISABLE(hdma);
mbed_official 87:085cde657901 387
mbed_official 87:085cde657901 388 /* Configure the source, destination address and the data length */
mbed_official 87:085cde657901 389 DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
mbed_official 87:085cde657901 390
mbed_official 87:085cde657901 391 /* Enable the transfer complete interrupt */
mbed_official 87:085cde657901 392 __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
mbed_official 87:085cde657901 393
mbed_official 87:085cde657901 394 /* Enable the Half transfer complete interrupt */
mbed_official 87:085cde657901 395 __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
mbed_official 87:085cde657901 396
mbed_official 87:085cde657901 397 /* Enable the transfer Error interrupt */
mbed_official 87:085cde657901 398 __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
mbed_official 87:085cde657901 399
mbed_official 87:085cde657901 400 /* Enable the FIFO Error interrupt */
mbed_official 87:085cde657901 401 __HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
mbed_official 87:085cde657901 402
mbed_official 87:085cde657901 403 /* Enable the direct mode Error interrupt */
mbed_official 87:085cde657901 404 __HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
mbed_official 87:085cde657901 405
mbed_official 87:085cde657901 406 /* Enable the Peripheral */
mbed_official 87:085cde657901 407 __HAL_DMA_ENABLE(hdma);
mbed_official 87:085cde657901 408
mbed_official 87:085cde657901 409 return HAL_OK;
mbed_official 87:085cde657901 410 }
mbed_official 87:085cde657901 411
mbed_official 87:085cde657901 412 /**
mbed_official 87:085cde657901 413 * @brief Aborts the DMA Transfer.
mbed_official 87:085cde657901 414 * @param hdma : pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 415 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 416 *
mbed_official 87:085cde657901 417 * @note After disabling a DMA Stream, a check for wait until the DMA Stream is
mbed_official 87:085cde657901 418 * effectively disabled is added. If a Stream is disabled
mbed_official 87:085cde657901 419 * while a data transfer is ongoing, the current data will be transferred
mbed_official 87:085cde657901 420 * and the Stream will be effectively disabled only after the transfer of
mbed_official 87:085cde657901 421 * this single data is finished.
mbed_official 87:085cde657901 422 * @retval HAL status
mbed_official 87:085cde657901 423 */
mbed_official 87:085cde657901 424 HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
mbed_official 87:085cde657901 425 {
mbed_official 87:085cde657901 426 uint32_t timeout = 0x00;
mbed_official 87:085cde657901 427
mbed_official 87:085cde657901 428 /* Disable the stream */
mbed_official 87:085cde657901 429 __HAL_DMA_DISABLE(hdma);
mbed_official 87:085cde657901 430
mbed_official 87:085cde657901 431 /* Get timeout */
mbed_official 87:085cde657901 432 timeout = HAL_GetTick() + HAL_TIMEOUT_DMA_ABORT;
mbed_official 87:085cde657901 433
mbed_official 87:085cde657901 434 /* Check if the DMA Stream is effectively disabled */
mbed_official 87:085cde657901 435 while((hdma->Instance->CR & DMA_SxCR_EN) != 0)
mbed_official 87:085cde657901 436 {
mbed_official 87:085cde657901 437 /* Check for the Timeout */
mbed_official 87:085cde657901 438 if(HAL_GetTick() >= timeout)
mbed_official 87:085cde657901 439 {
mbed_official 87:085cde657901 440 /* Update error code */
mbed_official 87:085cde657901 441 hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
mbed_official 87:085cde657901 442
mbed_official 87:085cde657901 443 /* Process Unlocked */
mbed_official 87:085cde657901 444 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 445
mbed_official 87:085cde657901 446 /* Change the DMA state */
mbed_official 87:085cde657901 447 hdma->State = HAL_DMA_STATE_TIMEOUT;
mbed_official 87:085cde657901 448
mbed_official 87:085cde657901 449 return HAL_TIMEOUT;
mbed_official 87:085cde657901 450 }
mbed_official 87:085cde657901 451 }
mbed_official 87:085cde657901 452 /* Process Unlocked */
mbed_official 87:085cde657901 453 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 454
mbed_official 87:085cde657901 455 /* Change the DMA state*/
mbed_official 87:085cde657901 456 hdma->State = HAL_DMA_STATE_READY;
mbed_official 87:085cde657901 457
mbed_official 87:085cde657901 458 return HAL_OK;
mbed_official 87:085cde657901 459 }
mbed_official 87:085cde657901 460
mbed_official 87:085cde657901 461 /**
mbed_official 87:085cde657901 462 * @brief Polling for transfer complete.
mbed_official 87:085cde657901 463 * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 464 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 465 * @param CompleteLevel: Specifies the DMA level complete.
mbed_official 87:085cde657901 466 * @param Timeout: Timeout duration.
mbed_official 87:085cde657901 467 * @retval HAL status
mbed_official 87:085cde657901 468 */
mbed_official 87:085cde657901 469 HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, uint32_t CompleteLevel, uint32_t Timeout)
mbed_official 87:085cde657901 470 {
mbed_official 87:085cde657901 471 uint32_t temp, tmp, tmp1, tmp2;
mbed_official 87:085cde657901 472 uint32_t timeout = 0x00;
mbed_official 87:085cde657901 473
mbed_official 87:085cde657901 474 /* Get the level transfer complete flag */
mbed_official 87:085cde657901 475 if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
mbed_official 87:085cde657901 476 {
mbed_official 87:085cde657901 477 /* Transfer Complete flag */
mbed_official 87:085cde657901 478 temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
mbed_official 87:085cde657901 479 }
mbed_official 87:085cde657901 480 else
mbed_official 87:085cde657901 481 {
mbed_official 87:085cde657901 482 /* Half Transfer Complete flag */
mbed_official 87:085cde657901 483 temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
mbed_official 87:085cde657901 484 }
mbed_official 87:085cde657901 485
mbed_official 87:085cde657901 486 /* Get timeout */
mbed_official 87:085cde657901 487 timeout = HAL_GetTick() + Timeout;
mbed_official 87:085cde657901 488
mbed_official 87:085cde657901 489 while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
mbed_official 87:085cde657901 490 {
mbed_official 87:085cde657901 491 tmp = __HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 492 tmp1 = __HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 493 tmp2 = __HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 494 if((tmp != RESET) || (tmp1 != RESET) || (tmp2 != RESET))
mbed_official 87:085cde657901 495 {
mbed_official 87:085cde657901 496 /* Clear the transfer error flag */
mbed_official 87:085cde657901 497 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 498 /* Clear the FIFO error flag */
mbed_official 87:085cde657901 499 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 500 /* Clear the DIrect Mode error flag */
mbed_official 87:085cde657901 501 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 502
mbed_official 87:085cde657901 503 /* Change the DMA state */
mbed_official 87:085cde657901 504 hdma->State= HAL_DMA_STATE_ERROR;
mbed_official 87:085cde657901 505
mbed_official 87:085cde657901 506 /* Process Unlocked */
mbed_official 87:085cde657901 507 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 508
mbed_official 87:085cde657901 509 return HAL_ERROR;
mbed_official 87:085cde657901 510 }
mbed_official 87:085cde657901 511 /* Check for the Timeout */
mbed_official 87:085cde657901 512 if(Timeout != HAL_MAX_DELAY)
mbed_official 87:085cde657901 513 {
mbed_official 87:085cde657901 514 if(HAL_GetTick() >= timeout)
mbed_official 87:085cde657901 515 {
mbed_official 87:085cde657901 516 /* Update error code */
mbed_official 87:085cde657901 517 hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
mbed_official 87:085cde657901 518
mbed_official 87:085cde657901 519 /* Process Unlocked */
mbed_official 87:085cde657901 520 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 521
mbed_official 87:085cde657901 522 /* Change the DMA state */
mbed_official 87:085cde657901 523 hdma->State = HAL_DMA_STATE_TIMEOUT;
mbed_official 87:085cde657901 524
mbed_official 87:085cde657901 525 return HAL_TIMEOUT;
mbed_official 87:085cde657901 526 }
mbed_official 87:085cde657901 527 }
mbed_official 87:085cde657901 528 }
mbed_official 87:085cde657901 529 /* Clear the half transfer complete flag */
mbed_official 87:085cde657901 530 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 531
mbed_official 87:085cde657901 532 /* Change DMA peripheral state */
mbed_official 87:085cde657901 533 hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
mbed_official 87:085cde657901 534
mbed_official 87:085cde657901 535 if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
mbed_official 87:085cde657901 536 {
mbed_official 87:085cde657901 537 /* Multi_Buffering mode enabled */
mbed_official 87:085cde657901 538 if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0)
mbed_official 87:085cde657901 539 {
mbed_official 87:085cde657901 540 /* Clear the transfer complete flag */
mbed_official 87:085cde657901 541 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 542
mbed_official 87:085cde657901 543 /* Current memory buffer used is Memory 0 */
mbed_official 87:085cde657901 544 if((hdma->Instance->CR & DMA_SxCR_CT) == 0)
mbed_official 87:085cde657901 545 {
mbed_official 87:085cde657901 546 /* Change DMA peripheral state */
mbed_official 87:085cde657901 547 hdma->State = HAL_DMA_STATE_READY_MEM0;
mbed_official 87:085cde657901 548 }
mbed_official 87:085cde657901 549 /* Current memory buffer used is Memory 1 */
mbed_official 87:085cde657901 550 else if((hdma->Instance->CR & DMA_SxCR_CT) != 0)
mbed_official 87:085cde657901 551 {
mbed_official 87:085cde657901 552 /* Change DMA peripheral state */
mbed_official 87:085cde657901 553 hdma->State = HAL_DMA_STATE_READY_MEM1;
mbed_official 87:085cde657901 554 }
mbed_official 87:085cde657901 555 }
mbed_official 87:085cde657901 556 else
mbed_official 87:085cde657901 557 {
mbed_official 87:085cde657901 558 /* Clear the transfer complete flag */
mbed_official 87:085cde657901 559 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 560
mbed_official 87:085cde657901 561 /* The selected Streamx EN bit is cleared (DMA is disabled and all transfers
mbed_official 87:085cde657901 562 are complete) */
mbed_official 87:085cde657901 563 hdma->State = HAL_DMA_STATE_READY_MEM0;
mbed_official 87:085cde657901 564 }
mbed_official 87:085cde657901 565 /* Process Unlocked */
mbed_official 87:085cde657901 566 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 567 }
mbed_official 87:085cde657901 568 else
mbed_official 87:085cde657901 569 {
mbed_official 87:085cde657901 570 /* Multi_Buffering mode enabled */
mbed_official 87:085cde657901 571 if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0)
mbed_official 87:085cde657901 572 {
mbed_official 87:085cde657901 573 /* Clear the half transfer complete flag */
mbed_official 87:085cde657901 574 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 575
mbed_official 87:085cde657901 576 /* Current memory buffer used is Memory 0 */
mbed_official 87:085cde657901 577 if((hdma->Instance->CR & DMA_SxCR_CT) == 0)
mbed_official 87:085cde657901 578 {
mbed_official 87:085cde657901 579 /* Change DMA peripheral state */
mbed_official 87:085cde657901 580 hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
mbed_official 87:085cde657901 581 }
mbed_official 87:085cde657901 582 /* Current memory buffer used is Memory 1 */
mbed_official 87:085cde657901 583 else if((hdma->Instance->CR & DMA_SxCR_CT) != 0)
mbed_official 87:085cde657901 584 {
mbed_official 87:085cde657901 585 /* Change DMA peripheral state */
mbed_official 87:085cde657901 586 hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
mbed_official 87:085cde657901 587 }
mbed_official 87:085cde657901 588 }
mbed_official 87:085cde657901 589 else
mbed_official 87:085cde657901 590 {
mbed_official 87:085cde657901 591 /* Clear the half transfer complete flag */
mbed_official 87:085cde657901 592 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 593
mbed_official 87:085cde657901 594 /* Change DMA peripheral state */
mbed_official 87:085cde657901 595 hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
mbed_official 87:085cde657901 596 }
mbed_official 87:085cde657901 597 }
mbed_official 87:085cde657901 598 return HAL_OK;
mbed_official 87:085cde657901 599 }
mbed_official 87:085cde657901 600
mbed_official 87:085cde657901 601 /**
mbed_official 87:085cde657901 602 * @brief Handles DMA interrupt request.
mbed_official 87:085cde657901 603 * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 604 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 605 * @retval None
mbed_official 87:085cde657901 606 */
mbed_official 87:085cde657901 607 void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
mbed_official 87:085cde657901 608 {
mbed_official 87:085cde657901 609 /* Transfer Error Interrupt management ***************************************/
mbed_official 87:085cde657901 610 if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
mbed_official 87:085cde657901 611 {
mbed_official 106:ced8cbb51063 612 if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
mbed_official 87:085cde657901 613 {
mbed_official 87:085cde657901 614 /* Disable the transfer error interrupt */
mbed_official 87:085cde657901 615 __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
mbed_official 87:085cde657901 616
mbed_official 87:085cde657901 617 /* Clear the transfer error flag */
mbed_official 87:085cde657901 618 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 619
mbed_official 87:085cde657901 620 /* Update error code */
mbed_official 87:085cde657901 621 hdma->ErrorCode |= HAL_DMA_ERROR_TE;
mbed_official 87:085cde657901 622
mbed_official 87:085cde657901 623 /* Change the DMA state */
mbed_official 87:085cde657901 624 hdma->State = HAL_DMA_STATE_ERROR;
mbed_official 87:085cde657901 625
mbed_official 87:085cde657901 626 /* Process Unlocked */
mbed_official 87:085cde657901 627 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 628
mbed_official 87:085cde657901 629 if(hdma->XferErrorCallback != NULL)
mbed_official 87:085cde657901 630 {
mbed_official 87:085cde657901 631 /* Transfer error callback */
mbed_official 87:085cde657901 632 hdma->XferErrorCallback(hdma);
mbed_official 87:085cde657901 633 }
mbed_official 87:085cde657901 634 }
mbed_official 87:085cde657901 635 }
mbed_official 87:085cde657901 636 /* FIFO Error Interrupt management ******************************************/
mbed_official 87:085cde657901 637 if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma)) != RESET)
mbed_official 87:085cde657901 638 {
mbed_official 106:ced8cbb51063 639 if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
mbed_official 87:085cde657901 640 {
mbed_official 87:085cde657901 641 /* Disable the FIFO Error interrupt */
mbed_official 87:085cde657901 642 __HAL_DMA_DISABLE_IT(hdma, DMA_IT_FE);
mbed_official 87:085cde657901 643
mbed_official 87:085cde657901 644 /* Clear the FIFO error flag */
mbed_official 87:085cde657901 645 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 646
mbed_official 87:085cde657901 647 /* Update error code */
mbed_official 87:085cde657901 648 hdma->ErrorCode |= HAL_DMA_ERROR_FE;
mbed_official 87:085cde657901 649
mbed_official 87:085cde657901 650 /* Change the DMA state */
mbed_official 87:085cde657901 651 hdma->State = HAL_DMA_STATE_ERROR;
mbed_official 87:085cde657901 652
mbed_official 87:085cde657901 653 /* Process Unlocked */
mbed_official 87:085cde657901 654 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 655
mbed_official 87:085cde657901 656 if(hdma->XferErrorCallback != NULL)
mbed_official 87:085cde657901 657 {
mbed_official 87:085cde657901 658 /* Transfer error callback */
mbed_official 87:085cde657901 659 hdma->XferErrorCallback(hdma);
mbed_official 87:085cde657901 660 }
mbed_official 87:085cde657901 661 }
mbed_official 87:085cde657901 662 }
mbed_official 87:085cde657901 663 /* Direct Mode Error Interrupt management ***********************************/
mbed_official 87:085cde657901 664 if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma)) != RESET)
mbed_official 87:085cde657901 665 {
mbed_official 106:ced8cbb51063 666 if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
mbed_official 87:085cde657901 667 {
mbed_official 87:085cde657901 668 /* Disable the direct mode Error interrupt */
mbed_official 87:085cde657901 669 __HAL_DMA_DISABLE_IT(hdma, DMA_IT_DME);
mbed_official 87:085cde657901 670
mbed_official 87:085cde657901 671 /* Clear the direct mode error flag */
mbed_official 87:085cde657901 672 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 673
mbed_official 87:085cde657901 674 /* Update error code */
mbed_official 87:085cde657901 675 hdma->ErrorCode |= HAL_DMA_ERROR_DME;
mbed_official 87:085cde657901 676
mbed_official 87:085cde657901 677 /* Change the DMA state */
mbed_official 87:085cde657901 678 hdma->State = HAL_DMA_STATE_ERROR;
mbed_official 87:085cde657901 679
mbed_official 87:085cde657901 680 /* Process Unlocked */
mbed_official 87:085cde657901 681 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 682
mbed_official 87:085cde657901 683 if(hdma->XferErrorCallback != NULL)
mbed_official 87:085cde657901 684 {
mbed_official 87:085cde657901 685 /* Transfer error callback */
mbed_official 87:085cde657901 686 hdma->XferErrorCallback(hdma);
mbed_official 87:085cde657901 687 }
mbed_official 87:085cde657901 688 }
mbed_official 87:085cde657901 689 }
mbed_official 87:085cde657901 690 /* Half Transfer Complete Interrupt management ******************************/
mbed_official 87:085cde657901 691 if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
mbed_official 87:085cde657901 692 {
mbed_official 106:ced8cbb51063 693 if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
mbed_official 87:085cde657901 694 {
mbed_official 87:085cde657901 695 /* Multi_Buffering mode enabled */
mbed_official 87:085cde657901 696 if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0)
mbed_official 87:085cde657901 697 {
mbed_official 87:085cde657901 698 /* Clear the half transfer complete flag */
mbed_official 87:085cde657901 699 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 700
mbed_official 87:085cde657901 701 /* Current memory buffer used is Memory 0 */
mbed_official 87:085cde657901 702 if((hdma->Instance->CR & DMA_SxCR_CT) == 0)
mbed_official 87:085cde657901 703 {
mbed_official 87:085cde657901 704 /* Change DMA peripheral state */
mbed_official 87:085cde657901 705 hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
mbed_official 87:085cde657901 706 }
mbed_official 87:085cde657901 707 /* Current memory buffer used is Memory 1 */
mbed_official 87:085cde657901 708 else if((hdma->Instance->CR & DMA_SxCR_CT) != 0)
mbed_official 87:085cde657901 709 {
mbed_official 87:085cde657901 710 /* Change DMA peripheral state */
mbed_official 87:085cde657901 711 hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
mbed_official 87:085cde657901 712 }
mbed_official 87:085cde657901 713 }
mbed_official 87:085cde657901 714 else
mbed_official 87:085cde657901 715 {
mbed_official 87:085cde657901 716 /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
mbed_official 87:085cde657901 717 if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0)
mbed_official 87:085cde657901 718 {
mbed_official 87:085cde657901 719 /* Disable the half transfer interrupt */
mbed_official 87:085cde657901 720 __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
mbed_official 87:085cde657901 721 }
mbed_official 87:085cde657901 722 /* Clear the half transfer complete flag */
mbed_official 87:085cde657901 723 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 724
mbed_official 87:085cde657901 725 /* Change DMA peripheral state */
mbed_official 87:085cde657901 726 hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
mbed_official 87:085cde657901 727 }
mbed_official 87:085cde657901 728
mbed_official 87:085cde657901 729 if(hdma->XferHalfCpltCallback != NULL)
mbed_official 87:085cde657901 730 {
mbed_official 87:085cde657901 731 /* Half transfer callback */
mbed_official 87:085cde657901 732 hdma->XferHalfCpltCallback(hdma);
mbed_official 87:085cde657901 733 }
mbed_official 87:085cde657901 734 }
mbed_official 87:085cde657901 735 }
mbed_official 87:085cde657901 736 /* Transfer Complete Interrupt management ***********************************/
mbed_official 87:085cde657901 737 if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
mbed_official 87:085cde657901 738 {
mbed_official 106:ced8cbb51063 739 if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
mbed_official 87:085cde657901 740 {
mbed_official 87:085cde657901 741 if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0)
mbed_official 87:085cde657901 742 {
mbed_official 87:085cde657901 743 /* Clear the transfer complete flag */
mbed_official 87:085cde657901 744 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 745
mbed_official 87:085cde657901 746 /* Current memory buffer used is Memory 1 */
mbed_official 87:085cde657901 747 if((hdma->Instance->CR & DMA_SxCR_CT) == 0)
mbed_official 87:085cde657901 748 {
mbed_official 87:085cde657901 749 if(hdma->XferM1CpltCallback != NULL)
mbed_official 87:085cde657901 750 {
mbed_official 87:085cde657901 751 /* Transfer complete Callback for memory1 */
mbed_official 87:085cde657901 752 hdma->XferM1CpltCallback(hdma);
mbed_official 87:085cde657901 753 }
mbed_official 87:085cde657901 754 }
mbed_official 87:085cde657901 755 /* Current memory buffer used is Memory 0 */
mbed_official 87:085cde657901 756 else if((hdma->Instance->CR & DMA_SxCR_CT) != 0)
mbed_official 87:085cde657901 757 {
mbed_official 87:085cde657901 758 if(hdma->XferCpltCallback != NULL)
mbed_official 87:085cde657901 759 {
mbed_official 87:085cde657901 760 /* Transfer complete Callback for memory0 */
mbed_official 87:085cde657901 761 hdma->XferCpltCallback(hdma);
mbed_official 87:085cde657901 762 }
mbed_official 87:085cde657901 763 }
mbed_official 87:085cde657901 764 }
mbed_official 87:085cde657901 765 /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
mbed_official 87:085cde657901 766 else
mbed_official 87:085cde657901 767 {
mbed_official 87:085cde657901 768 if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0)
mbed_official 87:085cde657901 769 {
mbed_official 87:085cde657901 770 /* Disable the transfer complete interrupt */
mbed_official 87:085cde657901 771 __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
mbed_official 87:085cde657901 772 }
mbed_official 87:085cde657901 773 /* Clear the transfer complete flag */
mbed_official 87:085cde657901 774 __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
mbed_official 87:085cde657901 775
mbed_official 87:085cde657901 776 /* Update error code */
mbed_official 87:085cde657901 777 hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
mbed_official 87:085cde657901 778
mbed_official 87:085cde657901 779 /* Change the DMA state */
mbed_official 87:085cde657901 780 hdma->State = HAL_DMA_STATE_READY_MEM0;
mbed_official 87:085cde657901 781
mbed_official 87:085cde657901 782 /* Process Unlocked */
mbed_official 87:085cde657901 783 __HAL_UNLOCK(hdma);
mbed_official 87:085cde657901 784
mbed_official 87:085cde657901 785 if(hdma->XferCpltCallback != NULL)
mbed_official 87:085cde657901 786 {
mbed_official 87:085cde657901 787 /* Transfer complete callback */
mbed_official 87:085cde657901 788 hdma->XferCpltCallback(hdma);
mbed_official 87:085cde657901 789 }
mbed_official 87:085cde657901 790 }
mbed_official 87:085cde657901 791 }
mbed_official 87:085cde657901 792 }
mbed_official 87:085cde657901 793 }
mbed_official 87:085cde657901 794
mbed_official 87:085cde657901 795 /**
mbed_official 87:085cde657901 796 * @}
mbed_official 87:085cde657901 797 */
mbed_official 87:085cde657901 798
mbed_official 87:085cde657901 799 /** @defgroup DMA_Group3 Peripheral State functions
mbed_official 87:085cde657901 800 * @brief Peripheral State functions
mbed_official 87:085cde657901 801 *
mbed_official 87:085cde657901 802 @verbatim
mbed_official 87:085cde657901 803 ===============================================================================
mbed_official 87:085cde657901 804 ##### State and Errors functions #####
mbed_official 87:085cde657901 805 ===============================================================================
mbed_official 87:085cde657901 806 [..]
mbed_official 87:085cde657901 807 This subsection provides functions allowing to
mbed_official 87:085cde657901 808 (+) Check the DMA state
mbed_official 87:085cde657901 809 (+) Get error code
mbed_official 87:085cde657901 810
mbed_official 87:085cde657901 811 @endverbatim
mbed_official 87:085cde657901 812 * @{
mbed_official 87:085cde657901 813 */
mbed_official 87:085cde657901 814
mbed_official 87:085cde657901 815 /**
mbed_official 87:085cde657901 816 * @brief Returns the DMA state.
mbed_official 87:085cde657901 817 * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 818 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 819 * @retval HAL state
mbed_official 87:085cde657901 820 */
mbed_official 87:085cde657901 821 HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
mbed_official 87:085cde657901 822 {
mbed_official 87:085cde657901 823 return hdma->State;
mbed_official 87:085cde657901 824 }
mbed_official 87:085cde657901 825
mbed_official 87:085cde657901 826 /**
mbed_official 87:085cde657901 827 * @brief Return the DMA error code
mbed_official 87:085cde657901 828 * @param hdma : pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 829 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 830 * @retval DMA Error Code
mbed_official 87:085cde657901 831 */
mbed_official 87:085cde657901 832 uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
mbed_official 87:085cde657901 833 {
mbed_official 87:085cde657901 834 return hdma->ErrorCode;
mbed_official 87:085cde657901 835 }
mbed_official 87:085cde657901 836
mbed_official 87:085cde657901 837 /**
mbed_official 87:085cde657901 838 * @}
mbed_official 87:085cde657901 839 */
mbed_official 87:085cde657901 840
mbed_official 87:085cde657901 841 /**
mbed_official 87:085cde657901 842 * @brief Sets the DMA Transfer parameter.
mbed_official 87:085cde657901 843 * @param hdma: pointer to a DMA_HandleTypeDef structure that contains
mbed_official 87:085cde657901 844 * the configuration information for the specified DMA Stream.
mbed_official 87:085cde657901 845 * @param SrcAddress: The source memory Buffer address
mbed_official 87:085cde657901 846 * @param DstAddress: The destination memory Buffer address
mbed_official 87:085cde657901 847 * @param DataLength: The length of data to be transferred from source to destination
mbed_official 87:085cde657901 848 * @retval HAL status
mbed_official 87:085cde657901 849 */
mbed_official 87:085cde657901 850 static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
mbed_official 87:085cde657901 851 {
mbed_official 87:085cde657901 852 /* Configure DMA Stream data length */
mbed_official 87:085cde657901 853 hdma->Instance->NDTR = DataLength;
mbed_official 87:085cde657901 854
mbed_official 87:085cde657901 855 /* Peripheral to Memory */
mbed_official 87:085cde657901 856 if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
mbed_official 87:085cde657901 857 {
mbed_official 87:085cde657901 858 /* Configure DMA Stream destination address */
mbed_official 87:085cde657901 859 hdma->Instance->PAR = DstAddress;
mbed_official 87:085cde657901 860
mbed_official 87:085cde657901 861 /* Configure DMA Stream source address */
mbed_official 87:085cde657901 862 hdma->Instance->M0AR = SrcAddress;
mbed_official 87:085cde657901 863 }
mbed_official 87:085cde657901 864 /* Memory to Peripheral */
mbed_official 87:085cde657901 865 else
mbed_official 87:085cde657901 866 {
mbed_official 87:085cde657901 867 /* Configure DMA Stream source address */
mbed_official 87:085cde657901 868 hdma->Instance->PAR = SrcAddress;
mbed_official 87:085cde657901 869
mbed_official 87:085cde657901 870 /* Configure DMA Stream destination address */
mbed_official 87:085cde657901 871 hdma->Instance->M0AR = DstAddress;
mbed_official 87:085cde657901 872 }
mbed_official 87:085cde657901 873 }
mbed_official 87:085cde657901 874
mbed_official 87:085cde657901 875 /**
mbed_official 87:085cde657901 876 * @}
mbed_official 87:085cde657901 877 */
mbed_official 87:085cde657901 878
mbed_official 87:085cde657901 879 #endif /* HAL_DMA_MODULE_ENABLED */
mbed_official 87:085cde657901 880 /**
mbed_official 87:085cde657901 881 * @}
mbed_official 87:085cde657901 882 */
mbed_official 87:085cde657901 883
mbed_official 87:085cde657901 884 /**
mbed_official 87:085cde657901 885 * @}
mbed_official 87:085cde657901 886 */
mbed_official 87:085cde657901 887
mbed_official 87:085cde657901 888 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/