mbed official / mbed-src

mbed library sources

Dependents:   Encrypted my_mbed lklk CyaSSL_DTLS_Cellular ... more

Superseded

This library was superseded by mbed-dev - https://os.mbed.com/users/mbed_official/code/mbed-dev/.

Development branch of the mbed library sources. This library is kept in synch with the latest changes from the mbed SDK and it is not guaranteed to work.

If you are looking for a stable and tested release, please import one of the official mbed library releases:

Import librarymbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Last commit 20 Feb 2019 by mbed official

targets/cmsis/TARGET_Freescale/TARGET_MCU_K64F/MK64F12.h@324:406fd2029f23, 2014-09-18 (annotated)

Committer:
mbed_official
Date:
Thu Sep 18 14:00:17 2014 +0100
Revision:
324:406fd2029f23
Parent:
320:be04b2b1e3f2 
Synchronized with git revision a73f28e6fbca9559fbed2726410eeb4c0534a4a5



Full URL: https://github.com/mbedmicro/mbed/commit/a73f28e6fbca9559fbed2726410eeb4c0534a4a5/



Extended #476, which does not break ethernet for K64F

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mbed_official 146:f64d43ff0c18 1 /*
mbed_official 146:f64d43ff0c18 2 ** ###################################################################
mbed_official 324:406fd2029f23 3 ** Processors: MK64FN1M0VDC12
mbed_official 324:406fd2029f23 4 ** MK64FN1M0VLL12
mbed_official 324:406fd2029f23 5 ** MK64FN1M0VLQ12
mbed_official 324:406fd2029f23 6 ** MK64FN1M0VMD12
mbed_official 324:406fd2029f23 7 **
mbed_official 324:406fd2029f23 8 ** Compilers: Keil ARM C/C++ Compiler
mbed_official 146:f64d43ff0c18 9 ** Freescale C/C++ for Embedded ARM
mbed_official 146:f64d43ff0c18 10 ** GNU C Compiler
mbed_official 146:f64d43ff0c18 11 ** GNU C Compiler - CodeSourcery Sourcery G++
mbed_official 146:f64d43ff0c18 12 ** IAR ANSI C/C++ Compiler for ARM
mbed_official 146:f64d43ff0c18 13 **
mbed_official 324:406fd2029f23 14 ** Reference manual: K64P144M120SF5RM, Rev.2, January 2014
mbed_official 324:406fd2029f23 15 ** Version: rev. 2.5, 2014-02-10
mbed_official 324:406fd2029f23 16 ** Build: b140604
mbed_official 146:f64d43ff0c18 17 **
mbed_official 146:f64d43ff0c18 18 ** Abstract:
mbed_official 146:f64d43ff0c18 19 ** CMSIS Peripheral Access Layer for MK64F12
mbed_official 146:f64d43ff0c18 20 **
mbed_official 324:406fd2029f23 21 ** Copyright (c) 1997 - 2014 Freescale Semiconductor, Inc.
mbed_official 324:406fd2029f23 22 ** All rights reserved.
mbed_official 324:406fd2029f23 23 **
mbed_official 324:406fd2029f23 24 ** Redistribution and use in source and binary forms, with or without modification,
mbed_official 324:406fd2029f23 25 ** are permitted provided that the following conditions are met:
mbed_official 324:406fd2029f23 26 **
mbed_official 324:406fd2029f23 27 ** o Redistributions of source code must retain the above copyright notice, this list
mbed_official 324:406fd2029f23 28 ** of conditions and the following disclaimer.
mbed_official 324:406fd2029f23 29 **
mbed_official 324:406fd2029f23 30 ** o Redistributions in binary form must reproduce the above copyright notice, this
mbed_official 324:406fd2029f23 31 ** list of conditions and the following disclaimer in the documentation and/or
mbed_official 324:406fd2029f23 32 ** other materials provided with the distribution.
mbed_official 324:406fd2029f23 33 **
mbed_official 324:406fd2029f23 34 ** o Neither the name of Freescale Semiconductor, Inc. nor the names of its
mbed_official 324:406fd2029f23 35 ** contributors may be used to endorse or promote products derived from this
mbed_official 324:406fd2029f23 36 ** software without specific prior written permission.
mbed_official 324:406fd2029f23 37 **
mbed_official 324:406fd2029f23 38 ** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
mbed_official 324:406fd2029f23 39 ** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
mbed_official 324:406fd2029f23 40 ** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
mbed_official 324:406fd2029f23 41 ** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
mbed_official 324:406fd2029f23 42 ** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
mbed_official 324:406fd2029f23 43 ** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
mbed_official 324:406fd2029f23 44 ** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
mbed_official 324:406fd2029f23 45 ** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
mbed_official 324:406fd2029f23 46 ** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
mbed_official 324:406fd2029f23 47 ** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
mbed_official 146:f64d43ff0c18 48 **
mbed_official 146:f64d43ff0c18 49 ** http: www.freescale.com
mbed_official 146:f64d43ff0c18 50 ** mail: support@freescale.com
mbed_official 146:f64d43ff0c18 51 **
mbed_official 146:f64d43ff0c18 52 ** Revisions:
mbed_official 146:f64d43ff0c18 53 ** - rev. 1.0 (2013-08-12)
mbed_official 146:f64d43ff0c18 54 ** Initial version.
mbed_official 146:f64d43ff0c18 55 ** - rev. 2.0 (2013-10-29)
mbed_official 146:f64d43ff0c18 56 ** Register accessor macros added to the memory map.
mbed_official 146:f64d43ff0c18 57 ** Symbols for Processor Expert memory map compatibility added to the memory map.
mbed_official 146:f64d43ff0c18 58 ** Startup file for gcc has been updated according to CMSIS 3.2.
mbed_official 146:f64d43ff0c18 59 ** System initialization updated.
mbed_official 146:f64d43ff0c18 60 ** MCG - registers updated.
mbed_official 146:f64d43ff0c18 61 ** PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.
mbed_official 324:406fd2029f23 62 ** - rev. 2.1 (2013-10-30)
mbed_official 146:f64d43ff0c18 63 ** Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.
mbed_official 324:406fd2029f23 64 ** - rev. 2.2 (2013-12-09)
mbed_official 324:406fd2029f23 65 ** DMA - EARS register removed.
mbed_official 324:406fd2029f23 66 ** AIPS0, AIPS1 - MPRA register updated.
mbed_official 324:406fd2029f23 67 ** - rev. 2.3 (2014-01-24)
mbed_official 324:406fd2029f23 68 ** Update according to reference manual rev. 2
mbed_official 324:406fd2029f23 69 ** ENET, MCG, MCM, SIM, USB - registers updated
mbed_official 324:406fd2029f23 70 ** - rev. 2.4 (2014-02-10)
mbed_official 324:406fd2029f23 71 ** The declaration of clock configurations has been moved to separate header file system_MK64F12.h
mbed_official 324:406fd2029f23 72 ** Update of SystemInit() and SystemCoreClockUpdate() functions.
mbed_official 324:406fd2029f23 73 ** - rev. 2.5 (2014-02-10)
mbed_official 324:406fd2029f23 74 ** The declaration of clock configurations has been moved to separate header file system_MK64F12.h
mbed_official 324:406fd2029f23 75 ** Update of SystemInit() and SystemCoreClockUpdate() functions.
mbed_official 324:406fd2029f23 76 ** Module access macro module_BASES replaced by module_BASE_PTRS.
mbed_official 146:f64d43ff0c18 77 **
mbed_official 146:f64d43ff0c18 78 ** ###################################################################
mbed_official 146:f64d43ff0c18 79 */
mbed_official 146:f64d43ff0c18 80
mbed_official 146:f64d43ff0c18 81 /*!
mbed_official 146:f64d43ff0c18 82 * @file MK64F12.h
mbed_official 324:406fd2029f23 83 * @version 2.5
mbed_official 324:406fd2029f23 84 * @date 2014-02-10
mbed_official 146:f64d43ff0c18 85 * @brief CMSIS Peripheral Access Layer for MK64F12
mbed_official 146:f64d43ff0c18 86 *
mbed_official 146:f64d43ff0c18 87 * CMSIS Peripheral Access Layer for MK64F12
mbed_official 146:f64d43ff0c18 88 */
mbed_official 146:f64d43ff0c18 89
mbed_official 146:f64d43ff0c18 90
mbed_official 146:f64d43ff0c18 91 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 92 -- MCU activation
mbed_official 146:f64d43ff0c18 93 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 94
mbed_official 146:f64d43ff0c18 95 /* Prevention from multiple including the same memory map */
mbed_official 324:406fd2029f23 96 #if !defined(MK64F12_H_) /* Check if memory map has not been already included */
mbed_official 324:406fd2029f23 97 #define MK64F12_H_
mbed_official 146:f64d43ff0c18 98 #define MCU_MK64F12
mbed_official 146:f64d43ff0c18 99
mbed_official 146:f64d43ff0c18 100 /* Check if another memory map has not been also included */
mbed_official 146:f64d43ff0c18 101 #if (defined(MCU_ACTIVE))
mbed_official 146:f64d43ff0c18 102 #error MK64F12 memory map: There is already included another memory map. Only one memory map can be included.
mbed_official 146:f64d43ff0c18 103 #endif /* (defined(MCU_ACTIVE)) */
mbed_official 146:f64d43ff0c18 104 #define MCU_ACTIVE
mbed_official 146:f64d43ff0c18 105
mbed_official 146:f64d43ff0c18 106 #include <stdint.h>
mbed_official 146:f64d43ff0c18 107
mbed_official 146:f64d43ff0c18 108 /** Memory map major version (memory maps with equal major version number are
mbed_official 146:f64d43ff0c18 109 * compatible) */
mbed_official 146:f64d43ff0c18 110 #define MCU_MEM_MAP_VERSION 0x0200u
mbed_official 146:f64d43ff0c18 111 /** Memory map minor version */
mbed_official 324:406fd2029f23 112 #define MCU_MEM_MAP_VERSION_MINOR 0x0005u
mbed_official 146:f64d43ff0c18 113
mbed_official 146:f64d43ff0c18 114 /**
mbed_official 146:f64d43ff0c18 115 * @brief Macro to calculate address of an aliased word in the peripheral
mbed_official 146:f64d43ff0c18 116 * bitband area for a peripheral register and bit (bit band region 0x40000000 to
mbed_official 146:f64d43ff0c18 117 * 0x400FFFFF).
mbed_official 146:f64d43ff0c18 118 * @param Reg Register to access.
mbed_official 146:f64d43ff0c18 119 * @param Bit Bit number to access.
mbed_official 146:f64d43ff0c18 120 * @return Address of the aliased word in the peripheral bitband area.
mbed_official 146:f64d43ff0c18 121 */
mbed_official 146:f64d43ff0c18 122 #define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))
mbed_official 146:f64d43ff0c18 123 /**
mbed_official 146:f64d43ff0c18 124 * @brief Macro to access a single bit of a peripheral register (bit band region
mbed_official 146:f64d43ff0c18 125 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
mbed_official 146:f64d43ff0c18 126 * be used for peripherals with 32bit access allowed.
mbed_official 146:f64d43ff0c18 127 * @param Reg Register to access.
mbed_official 146:f64d43ff0c18 128 * @param Bit Bit number to access.
mbed_official 146:f64d43ff0c18 129 * @return Value of the targeted bit in the bit band region.
mbed_official 146:f64d43ff0c18 130 */
mbed_official 146:f64d43ff0c18 131 #define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR(Reg,Bit))))
mbed_official 146:f64d43ff0c18 132 #define BITBAND_REG(Reg,Bit) (BITBAND_REG32(Reg,Bit))
mbed_official 146:f64d43ff0c18 133 /**
mbed_official 146:f64d43ff0c18 134 * @brief Macro to access a single bit of a peripheral register (bit band region
mbed_official 146:f64d43ff0c18 135 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
mbed_official 146:f64d43ff0c18 136 * be used for peripherals with 16bit access allowed.
mbed_official 146:f64d43ff0c18 137 * @param Reg Register to access.
mbed_official 146:f64d43ff0c18 138 * @param Bit Bit number to access.
mbed_official 146:f64d43ff0c18 139 * @return Value of the targeted bit in the bit band region.
mbed_official 146:f64d43ff0c18 140 */
mbed_official 146:f64d43ff0c18 141 #define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR(Reg,Bit))))
mbed_official 146:f64d43ff0c18 142 /**
mbed_official 146:f64d43ff0c18 143 * @brief Macro to access a single bit of a peripheral register (bit band region
mbed_official 146:f64d43ff0c18 144 * 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
mbed_official 146:f64d43ff0c18 145 * be used for peripherals with 8bit access allowed.
mbed_official 146:f64d43ff0c18 146 * @param Reg Register to access.
mbed_official 146:f64d43ff0c18 147 * @param Bit Bit number to access.
mbed_official 146:f64d43ff0c18 148 * @return Value of the targeted bit in the bit band region.
mbed_official 146:f64d43ff0c18 149 */
mbed_official 146:f64d43ff0c18 150 #define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR(Reg,Bit))))
mbed_official 146:f64d43ff0c18 151
mbed_official 146:f64d43ff0c18 152 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 153 -- Interrupt vector numbers
mbed_official 146:f64d43ff0c18 154 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 155
mbed_official 146:f64d43ff0c18 156 /*!
mbed_official 146:f64d43ff0c18 157 * @addtogroup Interrupt_vector_numbers Interrupt vector numbers
mbed_official 146:f64d43ff0c18 158 * @{
mbed_official 146:f64d43ff0c18 159 */
mbed_official 146:f64d43ff0c18 160
mbed_official 146:f64d43ff0c18 161 /** Interrupt Number Definitions */
mbed_official 324:406fd2029f23 162 #define NUMBER_OF_INT_VECTORS 102 /**< Number of interrupts in the Vector table */
mbed_official 324:406fd2029f23 163
mbed_official 146:f64d43ff0c18 164 typedef enum IRQn {
mbed_official 146:f64d43ff0c18 165 /* Core interrupts */
mbed_official 146:f64d43ff0c18 166 NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
mbed_official 146:f64d43ff0c18 167 HardFault_IRQn = -13, /**< Cortex-M4 SV Hard Fault Interrupt */
mbed_official 146:f64d43ff0c18 168 MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */
mbed_official 146:f64d43ff0c18 169 BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */
mbed_official 146:f64d43ff0c18 170 UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */
mbed_official 146:f64d43ff0c18 171 SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */
mbed_official 146:f64d43ff0c18 172 DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */
mbed_official 146:f64d43ff0c18 173 PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */
mbed_official 146:f64d43ff0c18 174 SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt */
mbed_official 146:f64d43ff0c18 175
mbed_official 146:f64d43ff0c18 176 /* Device specific interrupts */
mbed_official 146:f64d43ff0c18 177 DMA0_IRQn = 0, /**< DMA Channel 0 Transfer Complete */
mbed_official 146:f64d43ff0c18 178 DMA1_IRQn = 1, /**< DMA Channel 1 Transfer Complete */
mbed_official 146:f64d43ff0c18 179 DMA2_IRQn = 2, /**< DMA Channel 2 Transfer Complete */
mbed_official 146:f64d43ff0c18 180 DMA3_IRQn = 3, /**< DMA Channel 3 Transfer Complete */
mbed_official 146:f64d43ff0c18 181 DMA4_IRQn = 4, /**< DMA Channel 4 Transfer Complete */
mbed_official 146:f64d43ff0c18 182 DMA5_IRQn = 5, /**< DMA Channel 5 Transfer Complete */
mbed_official 146:f64d43ff0c18 183 DMA6_IRQn = 6, /**< DMA Channel 6 Transfer Complete */
mbed_official 146:f64d43ff0c18 184 DMA7_IRQn = 7, /**< DMA Channel 7 Transfer Complete */
mbed_official 146:f64d43ff0c18 185 DMA8_IRQn = 8, /**< DMA Channel 8 Transfer Complete */
mbed_official 146:f64d43ff0c18 186 DMA9_IRQn = 9, /**< DMA Channel 9 Transfer Complete */
mbed_official 146:f64d43ff0c18 187 DMA10_IRQn = 10, /**< DMA Channel 10 Transfer Complete */
mbed_official 146:f64d43ff0c18 188 DMA11_IRQn = 11, /**< DMA Channel 11 Transfer Complete */
mbed_official 146:f64d43ff0c18 189 DMA12_IRQn = 12, /**< DMA Channel 12 Transfer Complete */
mbed_official 146:f64d43ff0c18 190 DMA13_IRQn = 13, /**< DMA Channel 13 Transfer Complete */
mbed_official 146:f64d43ff0c18 191 DMA14_IRQn = 14, /**< DMA Channel 14 Transfer Complete */
mbed_official 146:f64d43ff0c18 192 DMA15_IRQn = 15, /**< DMA Channel 15 Transfer Complete */
mbed_official 146:f64d43ff0c18 193 DMA_Error_IRQn = 16, /**< DMA Error Interrupt */
mbed_official 146:f64d43ff0c18 194 MCM_IRQn = 17, /**< Normal Interrupt */
mbed_official 146:f64d43ff0c18 195 FTFE_IRQn = 18, /**< FTFE Command complete interrupt */
mbed_official 146:f64d43ff0c18 196 Read_Collision_IRQn = 19, /**< Read Collision Interrupt */
mbed_official 146:f64d43ff0c18 197 LVD_LVW_IRQn = 20, /**< Low Voltage Detect, Low Voltage Warning */
mbed_official 146:f64d43ff0c18 198 LLW_IRQn = 21, /**< Low Leakage Wakeup */
mbed_official 146:f64d43ff0c18 199 Watchdog_IRQn = 22, /**< WDOG Interrupt */
mbed_official 146:f64d43ff0c18 200 RNG_IRQn = 23, /**< RNG Interrupt */
mbed_official 146:f64d43ff0c18 201 I2C0_IRQn = 24, /**< I2C0 interrupt */
mbed_official 146:f64d43ff0c18 202 I2C1_IRQn = 25, /**< I2C1 interrupt */
mbed_official 146:f64d43ff0c18 203 SPI0_IRQn = 26, /**< SPI0 Interrupt */
mbed_official 146:f64d43ff0c18 204 SPI1_IRQn = 27, /**< SPI1 Interrupt */
mbed_official 146:f64d43ff0c18 205 I2S0_Tx_IRQn = 28, /**< I2S0 transmit interrupt */
mbed_official 146:f64d43ff0c18 206 I2S0_Rx_IRQn = 29, /**< I2S0 receive interrupt */
mbed_official 146:f64d43ff0c18 207 UART0_LON_IRQn = 30, /**< UART0 LON interrupt */
mbed_official 146:f64d43ff0c18 208 UART0_RX_TX_IRQn = 31, /**< UART0 Receive/Transmit interrupt */
mbed_official 146:f64d43ff0c18 209 UART0_ERR_IRQn = 32, /**< UART0 Error interrupt */
mbed_official 146:f64d43ff0c18 210 UART1_RX_TX_IRQn = 33, /**< UART1 Receive/Transmit interrupt */
mbed_official 146:f64d43ff0c18 211 UART1_ERR_IRQn = 34, /**< UART1 Error interrupt */
mbed_official 146:f64d43ff0c18 212 UART2_RX_TX_IRQn = 35, /**< UART2 Receive/Transmit interrupt */
mbed_official 146:f64d43ff0c18 213 UART2_ERR_IRQn = 36, /**< UART2 Error interrupt */
mbed_official 146:f64d43ff0c18 214 UART3_RX_TX_IRQn = 37, /**< UART3 Receive/Transmit interrupt */
mbed_official 146:f64d43ff0c18 215 UART3_ERR_IRQn = 38, /**< UART3 Error interrupt */
mbed_official 146:f64d43ff0c18 216 ADC0_IRQn = 39, /**< ADC0 interrupt */
mbed_official 146:f64d43ff0c18 217 CMP0_IRQn = 40, /**< CMP0 interrupt */
mbed_official 146:f64d43ff0c18 218 CMP1_IRQn = 41, /**< CMP1 interrupt */
mbed_official 146:f64d43ff0c18 219 FTM0_IRQn = 42, /**< FTM0 fault, overflow and channels interrupt */
mbed_official 146:f64d43ff0c18 220 FTM1_IRQn = 43, /**< FTM1 fault, overflow and channels interrupt */
mbed_official 146:f64d43ff0c18 221 FTM2_IRQn = 44, /**< FTM2 fault, overflow and channels interrupt */
mbed_official 146:f64d43ff0c18 222 CMT_IRQn = 45, /**< CMT interrupt */
mbed_official 146:f64d43ff0c18 223 RTC_IRQn = 46, /**< RTC interrupt */
mbed_official 146:f64d43ff0c18 224 RTC_Seconds_IRQn = 47, /**< RTC seconds interrupt */
mbed_official 146:f64d43ff0c18 225 PIT0_IRQn = 48, /**< PIT timer channel 0 interrupt */
mbed_official 146:f64d43ff0c18 226 PIT1_IRQn = 49, /**< PIT timer channel 1 interrupt */
mbed_official 146:f64d43ff0c18 227 PIT2_IRQn = 50, /**< PIT timer channel 2 interrupt */
mbed_official 146:f64d43ff0c18 228 PIT3_IRQn = 51, /**< PIT timer channel 3 interrupt */
mbed_official 146:f64d43ff0c18 229 PDB0_IRQn = 52, /**< PDB0 Interrupt */
mbed_official 146:f64d43ff0c18 230 USB0_IRQn = 53, /**< USB0 interrupt */
mbed_official 146:f64d43ff0c18 231 USBDCD_IRQn = 54, /**< USBDCD Interrupt */
mbed_official 146:f64d43ff0c18 232 Reserved71_IRQn = 55, /**< Reserved interrupt 71 */
mbed_official 146:f64d43ff0c18 233 DAC0_IRQn = 56, /**< DAC0 interrupt */
mbed_official 146:f64d43ff0c18 234 MCG_IRQn = 57, /**< MCG Interrupt */
mbed_official 146:f64d43ff0c18 235 LPTimer_IRQn = 58, /**< LPTimer interrupt */
mbed_official 146:f64d43ff0c18 236 PORTA_IRQn = 59, /**< Port A interrupt */
mbed_official 146:f64d43ff0c18 237 PORTB_IRQn = 60, /**< Port B interrupt */
mbed_official 146:f64d43ff0c18 238 PORTC_IRQn = 61, /**< Port C interrupt */
mbed_official 146:f64d43ff0c18 239 PORTD_IRQn = 62, /**< Port D interrupt */
mbed_official 146:f64d43ff0c18 240 PORTE_IRQn = 63, /**< Port E interrupt */
mbed_official 146:f64d43ff0c18 241 SWI_IRQn = 64, /**< Software interrupt */
mbed_official 146:f64d43ff0c18 242 SPI2_IRQn = 65, /**< SPI2 Interrupt */
mbed_official 146:f64d43ff0c18 243 UART4_RX_TX_IRQn = 66, /**< UART4 Receive/Transmit interrupt */
mbed_official 146:f64d43ff0c18 244 UART4_ERR_IRQn = 67, /**< UART4 Error interrupt */
mbed_official 146:f64d43ff0c18 245 UART5_RX_TX_IRQn = 68, /**< UART5 Receive/Transmit interrupt */
mbed_official 146:f64d43ff0c18 246 UART5_ERR_IRQn = 69, /**< UART5 Error interrupt */
mbed_official 146:f64d43ff0c18 247 CMP2_IRQn = 70, /**< CMP2 interrupt */
mbed_official 146:f64d43ff0c18 248 FTM3_IRQn = 71, /**< FTM3 fault, overflow and channels interrupt */
mbed_official 146:f64d43ff0c18 249 DAC1_IRQn = 72, /**< DAC1 interrupt */
mbed_official 146:f64d43ff0c18 250 ADC1_IRQn = 73, /**< ADC1 interrupt */
mbed_official 146:f64d43ff0c18 251 I2C2_IRQn = 74, /**< I2C2 interrupt */
mbed_official 146:f64d43ff0c18 252 CAN0_ORed_Message_buffer_IRQn = 75, /**< CAN0 OR'd message buffers interrupt */
mbed_official 146:f64d43ff0c18 253 CAN0_Bus_Off_IRQn = 76, /**< CAN0 bus off interrupt */
mbed_official 146:f64d43ff0c18 254 CAN0_Error_IRQn = 77, /**< CAN0 error interrupt */
mbed_official 146:f64d43ff0c18 255 CAN0_Tx_Warning_IRQn = 78, /**< CAN0 Tx warning interrupt */
mbed_official 146:f64d43ff0c18 256 CAN0_Rx_Warning_IRQn = 79, /**< CAN0 Rx warning interrupt */
mbed_official 146:f64d43ff0c18 257 CAN0_Wake_Up_IRQn = 80, /**< CAN0 wake up interrupt */
mbed_official 146:f64d43ff0c18 258 SDHC_IRQn = 81, /**< SDHC interrupt */
mbed_official 146:f64d43ff0c18 259 ENET_1588_Timer_IRQn = 82, /**< Ethernet MAC IEEE 1588 Timer Interrupt */
mbed_official 146:f64d43ff0c18 260 ENET_Transmit_IRQn = 83, /**< Ethernet MAC Transmit Interrupt */
mbed_official 146:f64d43ff0c18 261 ENET_Receive_IRQn = 84, /**< Ethernet MAC Receive Interrupt */
mbed_official 146:f64d43ff0c18 262 ENET_Error_IRQn = 85 /**< Ethernet MAC Error and miscelaneous Interrupt */
mbed_official 146:f64d43ff0c18 263 } IRQn_Type;
mbed_official 146:f64d43ff0c18 264
mbed_official 146:f64d43ff0c18 265 /*!
mbed_official 146:f64d43ff0c18 266 * @}
mbed_official 146:f64d43ff0c18 267 */ /* end of group Interrupt_vector_numbers */
mbed_official 146:f64d43ff0c18 268
mbed_official 146:f64d43ff0c18 269
mbed_official 146:f64d43ff0c18 270 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 271 -- Cortex M4 Core Configuration
mbed_official 146:f64d43ff0c18 272 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 273
mbed_official 146:f64d43ff0c18 274 /*!
mbed_official 146:f64d43ff0c18 275 * @addtogroup Cortex_Core_Configuration Cortex M4 Core Configuration
mbed_official 146:f64d43ff0c18 276 * @{
mbed_official 146:f64d43ff0c18 277 */
mbed_official 146:f64d43ff0c18 278
mbed_official 146:f64d43ff0c18 279 #define __MPU_PRESENT 0 /**< Defines if an MPU is present or not */
mbed_official 146:f64d43ff0c18 280 #define __NVIC_PRIO_BITS 4 /**< Number of priority bits implemented in the NVIC */
mbed_official 146:f64d43ff0c18 281 #define __Vendor_SysTickConfig 0 /**< Vendor specific implementation of SysTickConfig is defined */
mbed_official 146:f64d43ff0c18 282 #define __FPU_PRESENT 1 /**< Defines if an FPU is present or not */
mbed_official 146:f64d43ff0c18 283
mbed_official 146:f64d43ff0c18 284 #include "core_cm4.h" /* Core Peripheral Access Layer */
mbed_official 146:f64d43ff0c18 285 #include "system_MK64F12.h" /* Device specific configuration file */
mbed_official 146:f64d43ff0c18 286
mbed_official 146:f64d43ff0c18 287 /*!
mbed_official 146:f64d43ff0c18 288 * @}
mbed_official 146:f64d43ff0c18 289 */ /* end of group Cortex_Core_Configuration */
mbed_official 146:f64d43ff0c18 290
mbed_official 146:f64d43ff0c18 291
mbed_official 146:f64d43ff0c18 292 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 293 -- Device Peripheral Access Layer
mbed_official 146:f64d43ff0c18 294 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 295
mbed_official 146:f64d43ff0c18 296 /*!
mbed_official 146:f64d43ff0c18 297 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
mbed_official 146:f64d43ff0c18 298 * @{
mbed_official 146:f64d43ff0c18 299 */
mbed_official 146:f64d43ff0c18 300
mbed_official 146:f64d43ff0c18 301
mbed_official 146:f64d43ff0c18 302 /*
mbed_official 146:f64d43ff0c18 303 ** Start of section using anonymous unions
mbed_official 146:f64d43ff0c18 304 */
mbed_official 146:f64d43ff0c18 305
mbed_official 146:f64d43ff0c18 306 #if defined(__ARMCC_VERSION)
mbed_official 146:f64d43ff0c18 307 #pragma push
mbed_official 146:f64d43ff0c18 308 #pragma anon_unions
mbed_official 146:f64d43ff0c18 309 #elif defined(__CWCC__)
mbed_official 146:f64d43ff0c18 310 #pragma push
mbed_official 146:f64d43ff0c18 311 #pragma cpp_extensions on
mbed_official 146:f64d43ff0c18 312 #elif defined(__GNUC__)
mbed_official 146:f64d43ff0c18 313 /* anonymous unions are enabled by default */
mbed_official 146:f64d43ff0c18 314 #elif defined(__IAR_SYSTEMS_ICC__)
mbed_official 146:f64d43ff0c18 315 #pragma language=extended
mbed_official 146:f64d43ff0c18 316 #else
mbed_official 146:f64d43ff0c18 317 #error Not supported compiler type
mbed_official 146:f64d43ff0c18 318 #endif
mbed_official 146:f64d43ff0c18 319
mbed_official 146:f64d43ff0c18 320 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 321 -- ADC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 322 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 323
mbed_official 146:f64d43ff0c18 324 /*!
mbed_official 146:f64d43ff0c18 325 * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 326 * @{
mbed_official 146:f64d43ff0c18 327 */
mbed_official 146:f64d43ff0c18 328
mbed_official 146:f64d43ff0c18 329 /** ADC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 330 typedef struct {
mbed_official 146:f64d43ff0c18 331 __IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 332 __IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
mbed_official 146:f64d43ff0c18 333 __IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
mbed_official 146:f64d43ff0c18 334 __I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
mbed_official 146:f64d43ff0c18 335 __IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
mbed_official 146:f64d43ff0c18 336 __IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
mbed_official 146:f64d43ff0c18 337 __IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
mbed_official 146:f64d43ff0c18 338 __IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
mbed_official 146:f64d43ff0c18 339 __IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
mbed_official 146:f64d43ff0c18 340 __IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
mbed_official 146:f64d43ff0c18 341 __IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
mbed_official 146:f64d43ff0c18 342 __IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
mbed_official 146:f64d43ff0c18 343 __IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
mbed_official 146:f64d43ff0c18 344 __IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
mbed_official 146:f64d43ff0c18 345 __IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
mbed_official 146:f64d43ff0c18 346 __IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
mbed_official 146:f64d43ff0c18 347 __IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
mbed_official 146:f64d43ff0c18 348 __IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
mbed_official 146:f64d43ff0c18 349 uint8_t RESERVED_0[4];
mbed_official 146:f64d43ff0c18 350 __IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
mbed_official 146:f64d43ff0c18 351 __IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
mbed_official 146:f64d43ff0c18 352 __IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
mbed_official 146:f64d43ff0c18 353 __IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
mbed_official 146:f64d43ff0c18 354 __IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
mbed_official 146:f64d43ff0c18 355 __IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
mbed_official 146:f64d43ff0c18 356 __IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
mbed_official 146:f64d43ff0c18 357 } ADC_Type, *ADC_MemMapPtr;
mbed_official 146:f64d43ff0c18 358
mbed_official 146:f64d43ff0c18 359 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 360 -- ADC - Register accessor macros
mbed_official 146:f64d43ff0c18 361 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 362
mbed_official 146:f64d43ff0c18 363 /*!
mbed_official 146:f64d43ff0c18 364 * @addtogroup ADC_Register_Accessor_Macros ADC - Register accessor macros
mbed_official 146:f64d43ff0c18 365 * @{
mbed_official 146:f64d43ff0c18 366 */
mbed_official 146:f64d43ff0c18 367
mbed_official 146:f64d43ff0c18 368
mbed_official 146:f64d43ff0c18 369 /* ADC - Register accessors */
mbed_official 146:f64d43ff0c18 370 #define ADC_SC1_REG(base,index) ((base)->SC1[index])
mbed_official 146:f64d43ff0c18 371 #define ADC_CFG1_REG(base) ((base)->CFG1)
mbed_official 146:f64d43ff0c18 372 #define ADC_CFG2_REG(base) ((base)->CFG2)
mbed_official 146:f64d43ff0c18 373 #define ADC_R_REG(base,index) ((base)->R[index])
mbed_official 146:f64d43ff0c18 374 #define ADC_CV1_REG(base) ((base)->CV1)
mbed_official 146:f64d43ff0c18 375 #define ADC_CV2_REG(base) ((base)->CV2)
mbed_official 146:f64d43ff0c18 376 #define ADC_SC2_REG(base) ((base)->SC2)
mbed_official 146:f64d43ff0c18 377 #define ADC_SC3_REG(base) ((base)->SC3)
mbed_official 146:f64d43ff0c18 378 #define ADC_OFS_REG(base) ((base)->OFS)
mbed_official 146:f64d43ff0c18 379 #define ADC_PG_REG(base) ((base)->PG)
mbed_official 146:f64d43ff0c18 380 #define ADC_MG_REG(base) ((base)->MG)
mbed_official 146:f64d43ff0c18 381 #define ADC_CLPD_REG(base) ((base)->CLPD)
mbed_official 146:f64d43ff0c18 382 #define ADC_CLPS_REG(base) ((base)->CLPS)
mbed_official 146:f64d43ff0c18 383 #define ADC_CLP4_REG(base) ((base)->CLP4)
mbed_official 146:f64d43ff0c18 384 #define ADC_CLP3_REG(base) ((base)->CLP3)
mbed_official 146:f64d43ff0c18 385 #define ADC_CLP2_REG(base) ((base)->CLP2)
mbed_official 146:f64d43ff0c18 386 #define ADC_CLP1_REG(base) ((base)->CLP1)
mbed_official 146:f64d43ff0c18 387 #define ADC_CLP0_REG(base) ((base)->CLP0)
mbed_official 146:f64d43ff0c18 388 #define ADC_CLMD_REG(base) ((base)->CLMD)
mbed_official 146:f64d43ff0c18 389 #define ADC_CLMS_REG(base) ((base)->CLMS)
mbed_official 146:f64d43ff0c18 390 #define ADC_CLM4_REG(base) ((base)->CLM4)
mbed_official 146:f64d43ff0c18 391 #define ADC_CLM3_REG(base) ((base)->CLM3)
mbed_official 146:f64d43ff0c18 392 #define ADC_CLM2_REG(base) ((base)->CLM2)
mbed_official 146:f64d43ff0c18 393 #define ADC_CLM1_REG(base) ((base)->CLM1)
mbed_official 146:f64d43ff0c18 394 #define ADC_CLM0_REG(base) ((base)->CLM0)
mbed_official 146:f64d43ff0c18 395
mbed_official 146:f64d43ff0c18 396 /*!
mbed_official 146:f64d43ff0c18 397 * @}
mbed_official 146:f64d43ff0c18 398 */ /* end of group ADC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 399
mbed_official 146:f64d43ff0c18 400
mbed_official 146:f64d43ff0c18 401 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 402 -- ADC Register Masks
mbed_official 146:f64d43ff0c18 403 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 404
mbed_official 146:f64d43ff0c18 405 /*!
mbed_official 146:f64d43ff0c18 406 * @addtogroup ADC_Register_Masks ADC Register Masks
mbed_official 146:f64d43ff0c18 407 * @{
mbed_official 146:f64d43ff0c18 408 */
mbed_official 146:f64d43ff0c18 409
mbed_official 146:f64d43ff0c18 410 /* SC1 Bit Fields */
mbed_official 146:f64d43ff0c18 411 #define ADC_SC1_ADCH_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 412 #define ADC_SC1_ADCH_SHIFT 0
mbed_official 146:f64d43ff0c18 413 #define ADC_SC1_ADCH(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC1_ADCH_SHIFT))&ADC_SC1_ADCH_MASK)
mbed_official 146:f64d43ff0c18 414 #define ADC_SC1_DIFF_MASK 0x20u
mbed_official 146:f64d43ff0c18 415 #define ADC_SC1_DIFF_SHIFT 5
mbed_official 146:f64d43ff0c18 416 #define ADC_SC1_AIEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 417 #define ADC_SC1_AIEN_SHIFT 6
mbed_official 146:f64d43ff0c18 418 #define ADC_SC1_COCO_MASK 0x80u
mbed_official 146:f64d43ff0c18 419 #define ADC_SC1_COCO_SHIFT 7
mbed_official 146:f64d43ff0c18 420 /* CFG1 Bit Fields */
mbed_official 146:f64d43ff0c18 421 #define ADC_CFG1_ADICLK_MASK 0x3u
mbed_official 146:f64d43ff0c18 422 #define ADC_CFG1_ADICLK_SHIFT 0
mbed_official 146:f64d43ff0c18 423 #define ADC_CFG1_ADICLK(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADICLK_SHIFT))&ADC_CFG1_ADICLK_MASK)
mbed_official 146:f64d43ff0c18 424 #define ADC_CFG1_MODE_MASK 0xCu
mbed_official 146:f64d43ff0c18 425 #define ADC_CFG1_MODE_SHIFT 2
mbed_official 146:f64d43ff0c18 426 #define ADC_CFG1_MODE(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)
mbed_official 146:f64d43ff0c18 427 #define ADC_CFG1_ADLSMP_MASK 0x10u
mbed_official 146:f64d43ff0c18 428 #define ADC_CFG1_ADLSMP_SHIFT 4
mbed_official 146:f64d43ff0c18 429 #define ADC_CFG1_ADIV_MASK 0x60u
mbed_official 146:f64d43ff0c18 430 #define ADC_CFG1_ADIV_SHIFT 5
mbed_official 146:f64d43ff0c18 431 #define ADC_CFG1_ADIV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADIV_SHIFT))&ADC_CFG1_ADIV_MASK)
mbed_official 146:f64d43ff0c18 432 #define ADC_CFG1_ADLPC_MASK 0x80u
mbed_official 146:f64d43ff0c18 433 #define ADC_CFG1_ADLPC_SHIFT 7
mbed_official 146:f64d43ff0c18 434 /* CFG2 Bit Fields */
mbed_official 146:f64d43ff0c18 435 #define ADC_CFG2_ADLSTS_MASK 0x3u
mbed_official 146:f64d43ff0c18 436 #define ADC_CFG2_ADLSTS_SHIFT 0
mbed_official 146:f64d43ff0c18 437 #define ADC_CFG2_ADLSTS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG2_ADLSTS_SHIFT))&ADC_CFG2_ADLSTS_MASK)
mbed_official 146:f64d43ff0c18 438 #define ADC_CFG2_ADHSC_MASK 0x4u
mbed_official 146:f64d43ff0c18 439 #define ADC_CFG2_ADHSC_SHIFT 2
mbed_official 146:f64d43ff0c18 440 #define ADC_CFG2_ADACKEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 441 #define ADC_CFG2_ADACKEN_SHIFT 3
mbed_official 146:f64d43ff0c18 442 #define ADC_CFG2_MUXSEL_MASK 0x10u
mbed_official 146:f64d43ff0c18 443 #define ADC_CFG2_MUXSEL_SHIFT 4
mbed_official 146:f64d43ff0c18 444 /* R Bit Fields */
mbed_official 146:f64d43ff0c18 445 #define ADC_R_D_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 446 #define ADC_R_D_SHIFT 0
mbed_official 146:f64d43ff0c18 447 #define ADC_R_D(x) (((uint32_t)(((uint32_t)(x))<<ADC_R_D_SHIFT))&ADC_R_D_MASK)
mbed_official 146:f64d43ff0c18 448 /* CV1 Bit Fields */
mbed_official 146:f64d43ff0c18 449 #define ADC_CV1_CV_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 450 #define ADC_CV1_CV_SHIFT 0
mbed_official 146:f64d43ff0c18 451 #define ADC_CV1_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV1_CV_SHIFT))&ADC_CV1_CV_MASK)
mbed_official 146:f64d43ff0c18 452 /* CV2 Bit Fields */
mbed_official 146:f64d43ff0c18 453 #define ADC_CV2_CV_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 454 #define ADC_CV2_CV_SHIFT 0
mbed_official 146:f64d43ff0c18 455 #define ADC_CV2_CV(x) (((uint32_t)(((uint32_t)(x))<<ADC_CV2_CV_SHIFT))&ADC_CV2_CV_MASK)
mbed_official 146:f64d43ff0c18 456 /* SC2 Bit Fields */
mbed_official 146:f64d43ff0c18 457 #define ADC_SC2_REFSEL_MASK 0x3u
mbed_official 146:f64d43ff0c18 458 #define ADC_SC2_REFSEL_SHIFT 0
mbed_official 146:f64d43ff0c18 459 #define ADC_SC2_REFSEL(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC2_REFSEL_SHIFT))&ADC_SC2_REFSEL_MASK)
mbed_official 146:f64d43ff0c18 460 #define ADC_SC2_DMAEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 461 #define ADC_SC2_DMAEN_SHIFT 2
mbed_official 146:f64d43ff0c18 462 #define ADC_SC2_ACREN_MASK 0x8u
mbed_official 146:f64d43ff0c18 463 #define ADC_SC2_ACREN_SHIFT 3
mbed_official 146:f64d43ff0c18 464 #define ADC_SC2_ACFGT_MASK 0x10u
mbed_official 146:f64d43ff0c18 465 #define ADC_SC2_ACFGT_SHIFT 4
mbed_official 146:f64d43ff0c18 466 #define ADC_SC2_ACFE_MASK 0x20u
mbed_official 146:f64d43ff0c18 467 #define ADC_SC2_ACFE_SHIFT 5
mbed_official 146:f64d43ff0c18 468 #define ADC_SC2_ADTRG_MASK 0x40u
mbed_official 146:f64d43ff0c18 469 #define ADC_SC2_ADTRG_SHIFT 6
mbed_official 146:f64d43ff0c18 470 #define ADC_SC2_ADACT_MASK 0x80u
mbed_official 146:f64d43ff0c18 471 #define ADC_SC2_ADACT_SHIFT 7
mbed_official 146:f64d43ff0c18 472 /* SC3 Bit Fields */
mbed_official 146:f64d43ff0c18 473 #define ADC_SC3_AVGS_MASK 0x3u
mbed_official 146:f64d43ff0c18 474 #define ADC_SC3_AVGS_SHIFT 0
mbed_official 146:f64d43ff0c18 475 #define ADC_SC3_AVGS(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGS_SHIFT))&ADC_SC3_AVGS_MASK)
mbed_official 146:f64d43ff0c18 476 #define ADC_SC3_AVGE_MASK 0x4u
mbed_official 146:f64d43ff0c18 477 #define ADC_SC3_AVGE_SHIFT 2
mbed_official 146:f64d43ff0c18 478 #define ADC_SC3_ADCO_MASK 0x8u
mbed_official 146:f64d43ff0c18 479 #define ADC_SC3_ADCO_SHIFT 3
mbed_official 146:f64d43ff0c18 480 #define ADC_SC3_CALF_MASK 0x40u
mbed_official 146:f64d43ff0c18 481 #define ADC_SC3_CALF_SHIFT 6
mbed_official 146:f64d43ff0c18 482 #define ADC_SC3_CAL_MASK 0x80u
mbed_official 146:f64d43ff0c18 483 #define ADC_SC3_CAL_SHIFT 7
mbed_official 146:f64d43ff0c18 484 /* OFS Bit Fields */
mbed_official 146:f64d43ff0c18 485 #define ADC_OFS_OFS_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 486 #define ADC_OFS_OFS_SHIFT 0
mbed_official 146:f64d43ff0c18 487 #define ADC_OFS_OFS(x) (((uint32_t)(((uint32_t)(x))<<ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)
mbed_official 146:f64d43ff0c18 488 /* PG Bit Fields */
mbed_official 146:f64d43ff0c18 489 #define ADC_PG_PG_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 490 #define ADC_PG_PG_SHIFT 0
mbed_official 146:f64d43ff0c18 491 #define ADC_PG_PG(x) (((uint32_t)(((uint32_t)(x))<<ADC_PG_PG_SHIFT))&ADC_PG_PG_MASK)
mbed_official 146:f64d43ff0c18 492 /* MG Bit Fields */
mbed_official 146:f64d43ff0c18 493 #define ADC_MG_MG_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 494 #define ADC_MG_MG_SHIFT 0
mbed_official 146:f64d43ff0c18 495 #define ADC_MG_MG(x) (((uint32_t)(((uint32_t)(x))<<ADC_MG_MG_SHIFT))&ADC_MG_MG_MASK)
mbed_official 146:f64d43ff0c18 496 /* CLPD Bit Fields */
mbed_official 146:f64d43ff0c18 497 #define ADC_CLPD_CLPD_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 498 #define ADC_CLPD_CLPD_SHIFT 0
mbed_official 146:f64d43ff0c18 499 #define ADC_CLPD_CLPD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPD_CLPD_SHIFT))&ADC_CLPD_CLPD_MASK)
mbed_official 146:f64d43ff0c18 500 /* CLPS Bit Fields */
mbed_official 146:f64d43ff0c18 501 #define ADC_CLPS_CLPS_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 502 #define ADC_CLPS_CLPS_SHIFT 0
mbed_official 146:f64d43ff0c18 503 #define ADC_CLPS_CLPS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLPS_CLPS_SHIFT))&ADC_CLPS_CLPS_MASK)
mbed_official 146:f64d43ff0c18 504 /* CLP4 Bit Fields */
mbed_official 146:f64d43ff0c18 505 #define ADC_CLP4_CLP4_MASK 0x3FFu
mbed_official 146:f64d43ff0c18 506 #define ADC_CLP4_CLP4_SHIFT 0
mbed_official 146:f64d43ff0c18 507 #define ADC_CLP4_CLP4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP4_CLP4_SHIFT))&ADC_CLP4_CLP4_MASK)
mbed_official 146:f64d43ff0c18 508 /* CLP3 Bit Fields */
mbed_official 146:f64d43ff0c18 509 #define ADC_CLP3_CLP3_MASK 0x1FFu
mbed_official 146:f64d43ff0c18 510 #define ADC_CLP3_CLP3_SHIFT 0
mbed_official 146:f64d43ff0c18 511 #define ADC_CLP3_CLP3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP3_CLP3_SHIFT))&ADC_CLP3_CLP3_MASK)
mbed_official 146:f64d43ff0c18 512 /* CLP2 Bit Fields */
mbed_official 146:f64d43ff0c18 513 #define ADC_CLP2_CLP2_MASK 0xFFu
mbed_official 146:f64d43ff0c18 514 #define ADC_CLP2_CLP2_SHIFT 0
mbed_official 146:f64d43ff0c18 515 #define ADC_CLP2_CLP2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP2_CLP2_SHIFT))&ADC_CLP2_CLP2_MASK)
mbed_official 146:f64d43ff0c18 516 /* CLP1 Bit Fields */
mbed_official 146:f64d43ff0c18 517 #define ADC_CLP1_CLP1_MASK 0x7Fu
mbed_official 146:f64d43ff0c18 518 #define ADC_CLP1_CLP1_SHIFT 0
mbed_official 146:f64d43ff0c18 519 #define ADC_CLP1_CLP1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP1_CLP1_SHIFT))&ADC_CLP1_CLP1_MASK)
mbed_official 146:f64d43ff0c18 520 /* CLP0 Bit Fields */
mbed_official 146:f64d43ff0c18 521 #define ADC_CLP0_CLP0_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 522 #define ADC_CLP0_CLP0_SHIFT 0
mbed_official 146:f64d43ff0c18 523 #define ADC_CLP0_CLP0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLP0_CLP0_SHIFT))&ADC_CLP0_CLP0_MASK)
mbed_official 146:f64d43ff0c18 524 /* CLMD Bit Fields */
mbed_official 146:f64d43ff0c18 525 #define ADC_CLMD_CLMD_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 526 #define ADC_CLMD_CLMD_SHIFT 0
mbed_official 146:f64d43ff0c18 527 #define ADC_CLMD_CLMD(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMD_CLMD_SHIFT))&ADC_CLMD_CLMD_MASK)
mbed_official 146:f64d43ff0c18 528 /* CLMS Bit Fields */
mbed_official 146:f64d43ff0c18 529 #define ADC_CLMS_CLMS_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 530 #define ADC_CLMS_CLMS_SHIFT 0
mbed_official 146:f64d43ff0c18 531 #define ADC_CLMS_CLMS(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLMS_CLMS_SHIFT))&ADC_CLMS_CLMS_MASK)
mbed_official 146:f64d43ff0c18 532 /* CLM4 Bit Fields */
mbed_official 146:f64d43ff0c18 533 #define ADC_CLM4_CLM4_MASK 0x3FFu
mbed_official 146:f64d43ff0c18 534 #define ADC_CLM4_CLM4_SHIFT 0
mbed_official 146:f64d43ff0c18 535 #define ADC_CLM4_CLM4(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM4_CLM4_SHIFT))&ADC_CLM4_CLM4_MASK)
mbed_official 146:f64d43ff0c18 536 /* CLM3 Bit Fields */
mbed_official 146:f64d43ff0c18 537 #define ADC_CLM3_CLM3_MASK 0x1FFu
mbed_official 146:f64d43ff0c18 538 #define ADC_CLM3_CLM3_SHIFT 0
mbed_official 146:f64d43ff0c18 539 #define ADC_CLM3_CLM3(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM3_CLM3_SHIFT))&ADC_CLM3_CLM3_MASK)
mbed_official 146:f64d43ff0c18 540 /* CLM2 Bit Fields */
mbed_official 146:f64d43ff0c18 541 #define ADC_CLM2_CLM2_MASK 0xFFu
mbed_official 146:f64d43ff0c18 542 #define ADC_CLM2_CLM2_SHIFT 0
mbed_official 146:f64d43ff0c18 543 #define ADC_CLM2_CLM2(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM2_CLM2_SHIFT))&ADC_CLM2_CLM2_MASK)
mbed_official 146:f64d43ff0c18 544 /* CLM1 Bit Fields */
mbed_official 146:f64d43ff0c18 545 #define ADC_CLM1_CLM1_MASK 0x7Fu
mbed_official 146:f64d43ff0c18 546 #define ADC_CLM1_CLM1_SHIFT 0
mbed_official 146:f64d43ff0c18 547 #define ADC_CLM1_CLM1(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM1_CLM1_SHIFT))&ADC_CLM1_CLM1_MASK)
mbed_official 146:f64d43ff0c18 548 /* CLM0 Bit Fields */
mbed_official 146:f64d43ff0c18 549 #define ADC_CLM0_CLM0_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 550 #define ADC_CLM0_CLM0_SHIFT 0
mbed_official 146:f64d43ff0c18 551 #define ADC_CLM0_CLM0(x) (((uint32_t)(((uint32_t)(x))<<ADC_CLM0_CLM0_SHIFT))&ADC_CLM0_CLM0_MASK)
mbed_official 146:f64d43ff0c18 552
mbed_official 146:f64d43ff0c18 553 /*!
mbed_official 146:f64d43ff0c18 554 * @}
mbed_official 146:f64d43ff0c18 555 */ /* end of group ADC_Register_Masks */
mbed_official 146:f64d43ff0c18 556
mbed_official 146:f64d43ff0c18 557
mbed_official 146:f64d43ff0c18 558 /* ADC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 559 /** Peripheral ADC0 base address */
mbed_official 146:f64d43ff0c18 560 #define ADC0_BASE (0x4003B000u)
mbed_official 146:f64d43ff0c18 561 /** Peripheral ADC0 base pointer */
mbed_official 146:f64d43ff0c18 562 #define ADC0 ((ADC_Type *)ADC0_BASE)
mbed_official 146:f64d43ff0c18 563 #define ADC0_BASE_PTR (ADC0)
mbed_official 146:f64d43ff0c18 564 /** Peripheral ADC1 base address */
mbed_official 146:f64d43ff0c18 565 #define ADC1_BASE (0x400BB000u)
mbed_official 146:f64d43ff0c18 566 /** Peripheral ADC1 base pointer */
mbed_official 146:f64d43ff0c18 567 #define ADC1 ((ADC_Type *)ADC1_BASE)
mbed_official 146:f64d43ff0c18 568 #define ADC1_BASE_PTR (ADC1)
mbed_official 324:406fd2029f23 569 /** Array initializer of ADC peripheral base addresses */
mbed_official 324:406fd2029f23 570 #define ADC_BASE_ADDRS { ADC0_BASE, ADC1_BASE }
mbed_official 146:f64d43ff0c18 571 /** Array initializer of ADC peripheral base pointers */
mbed_official 324:406fd2029f23 572 #define ADC_BASE_PTRS { ADC0, ADC1 }
mbed_official 324:406fd2029f23 573 /** Interrupt vectors for the ADC peripheral type */
mbed_official 324:406fd2029f23 574 #define ADC_IRQS { ADC0_IRQn, ADC1_IRQn }
mbed_official 146:f64d43ff0c18 575
mbed_official 146:f64d43ff0c18 576 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 577 -- ADC - Register accessor macros
mbed_official 146:f64d43ff0c18 578 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 579
mbed_official 146:f64d43ff0c18 580 /*!
mbed_official 146:f64d43ff0c18 581 * @addtogroup ADC_Register_Accessor_Macros ADC - Register accessor macros
mbed_official 146:f64d43ff0c18 582 * @{
mbed_official 146:f64d43ff0c18 583 */
mbed_official 146:f64d43ff0c18 584
mbed_official 146:f64d43ff0c18 585
mbed_official 146:f64d43ff0c18 586 /* ADC - Register instance definitions */
mbed_official 146:f64d43ff0c18 587 /* ADC0 */
mbed_official 146:f64d43ff0c18 588 #define ADC0_SC1A ADC_SC1_REG(ADC0,0)
mbed_official 146:f64d43ff0c18 589 #define ADC0_SC1B ADC_SC1_REG(ADC0,1)
mbed_official 146:f64d43ff0c18 590 #define ADC0_CFG1 ADC_CFG1_REG(ADC0)
mbed_official 146:f64d43ff0c18 591 #define ADC0_CFG2 ADC_CFG2_REG(ADC0)
mbed_official 146:f64d43ff0c18 592 #define ADC0_RA ADC_R_REG(ADC0,0)
mbed_official 146:f64d43ff0c18 593 #define ADC0_RB ADC_R_REG(ADC0,1)
mbed_official 146:f64d43ff0c18 594 #define ADC0_CV1 ADC_CV1_REG(ADC0)
mbed_official 146:f64d43ff0c18 595 #define ADC0_CV2 ADC_CV2_REG(ADC0)
mbed_official 146:f64d43ff0c18 596 #define ADC0_SC2 ADC_SC2_REG(ADC0)
mbed_official 146:f64d43ff0c18 597 #define ADC0_SC3 ADC_SC3_REG(ADC0)
mbed_official 146:f64d43ff0c18 598 #define ADC0_OFS ADC_OFS_REG(ADC0)
mbed_official 146:f64d43ff0c18 599 #define ADC0_PG ADC_PG_REG(ADC0)
mbed_official 146:f64d43ff0c18 600 #define ADC0_MG ADC_MG_REG(ADC0)
mbed_official 146:f64d43ff0c18 601 #define ADC0_CLPD ADC_CLPD_REG(ADC0)
mbed_official 146:f64d43ff0c18 602 #define ADC0_CLPS ADC_CLPS_REG(ADC0)
mbed_official 146:f64d43ff0c18 603 #define ADC0_CLP4 ADC_CLP4_REG(ADC0)
mbed_official 146:f64d43ff0c18 604 #define ADC0_CLP3 ADC_CLP3_REG(ADC0)
mbed_official 146:f64d43ff0c18 605 #define ADC0_CLP2 ADC_CLP2_REG(ADC0)
mbed_official 146:f64d43ff0c18 606 #define ADC0_CLP1 ADC_CLP1_REG(ADC0)
mbed_official 146:f64d43ff0c18 607 #define ADC0_CLP0 ADC_CLP0_REG(ADC0)
mbed_official 146:f64d43ff0c18 608 #define ADC0_CLMD ADC_CLMD_REG(ADC0)
mbed_official 146:f64d43ff0c18 609 #define ADC0_CLMS ADC_CLMS_REG(ADC0)
mbed_official 146:f64d43ff0c18 610 #define ADC0_CLM4 ADC_CLM4_REG(ADC0)
mbed_official 146:f64d43ff0c18 611 #define ADC0_CLM3 ADC_CLM3_REG(ADC0)
mbed_official 146:f64d43ff0c18 612 #define ADC0_CLM2 ADC_CLM2_REG(ADC0)
mbed_official 146:f64d43ff0c18 613 #define ADC0_CLM1 ADC_CLM1_REG(ADC0)
mbed_official 146:f64d43ff0c18 614 #define ADC0_CLM0 ADC_CLM0_REG(ADC0)
mbed_official 146:f64d43ff0c18 615 /* ADC1 */
mbed_official 146:f64d43ff0c18 616 #define ADC1_SC1A ADC_SC1_REG(ADC1,0)
mbed_official 146:f64d43ff0c18 617 #define ADC1_SC1B ADC_SC1_REG(ADC1,1)
mbed_official 146:f64d43ff0c18 618 #define ADC1_CFG1 ADC_CFG1_REG(ADC1)
mbed_official 146:f64d43ff0c18 619 #define ADC1_CFG2 ADC_CFG2_REG(ADC1)
mbed_official 146:f64d43ff0c18 620 #define ADC1_RA ADC_R_REG(ADC1,0)
mbed_official 146:f64d43ff0c18 621 #define ADC1_RB ADC_R_REG(ADC1,1)
mbed_official 146:f64d43ff0c18 622 #define ADC1_CV1 ADC_CV1_REG(ADC1)
mbed_official 146:f64d43ff0c18 623 #define ADC1_CV2 ADC_CV2_REG(ADC1)
mbed_official 146:f64d43ff0c18 624 #define ADC1_SC2 ADC_SC2_REG(ADC1)
mbed_official 146:f64d43ff0c18 625 #define ADC1_SC3 ADC_SC3_REG(ADC1)
mbed_official 146:f64d43ff0c18 626 #define ADC1_OFS ADC_OFS_REG(ADC1)
mbed_official 146:f64d43ff0c18 627 #define ADC1_PG ADC_PG_REG(ADC1)
mbed_official 146:f64d43ff0c18 628 #define ADC1_MG ADC_MG_REG(ADC1)
mbed_official 146:f64d43ff0c18 629 #define ADC1_CLPD ADC_CLPD_REG(ADC1)
mbed_official 146:f64d43ff0c18 630 #define ADC1_CLPS ADC_CLPS_REG(ADC1)
mbed_official 146:f64d43ff0c18 631 #define ADC1_CLP4 ADC_CLP4_REG(ADC1)
mbed_official 146:f64d43ff0c18 632 #define ADC1_CLP3 ADC_CLP3_REG(ADC1)
mbed_official 146:f64d43ff0c18 633 #define ADC1_CLP2 ADC_CLP2_REG(ADC1)
mbed_official 146:f64d43ff0c18 634 #define ADC1_CLP1 ADC_CLP1_REG(ADC1)
mbed_official 146:f64d43ff0c18 635 #define ADC1_CLP0 ADC_CLP0_REG(ADC1)
mbed_official 146:f64d43ff0c18 636 #define ADC1_CLMD ADC_CLMD_REG(ADC1)
mbed_official 146:f64d43ff0c18 637 #define ADC1_CLMS ADC_CLMS_REG(ADC1)
mbed_official 146:f64d43ff0c18 638 #define ADC1_CLM4 ADC_CLM4_REG(ADC1)
mbed_official 146:f64d43ff0c18 639 #define ADC1_CLM3 ADC_CLM3_REG(ADC1)
mbed_official 146:f64d43ff0c18 640 #define ADC1_CLM2 ADC_CLM2_REG(ADC1)
mbed_official 146:f64d43ff0c18 641 #define ADC1_CLM1 ADC_CLM1_REG(ADC1)
mbed_official 146:f64d43ff0c18 642 #define ADC1_CLM0 ADC_CLM0_REG(ADC1)
mbed_official 146:f64d43ff0c18 643
mbed_official 146:f64d43ff0c18 644 /* ADC - Register array accessors */
mbed_official 146:f64d43ff0c18 645 #define ADC0_SC1(index) ADC_SC1_REG(ADC0,index)
mbed_official 146:f64d43ff0c18 646 #define ADC1_SC1(index) ADC_SC1_REG(ADC1,index)
mbed_official 146:f64d43ff0c18 647 #define ADC0_R(index) ADC_R_REG(ADC0,index)
mbed_official 146:f64d43ff0c18 648 #define ADC1_R(index) ADC_R_REG(ADC1,index)
mbed_official 146:f64d43ff0c18 649
mbed_official 146:f64d43ff0c18 650 /*!
mbed_official 146:f64d43ff0c18 651 * @}
mbed_official 146:f64d43ff0c18 652 */ /* end of group ADC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 653
mbed_official 146:f64d43ff0c18 654
mbed_official 146:f64d43ff0c18 655 /*!
mbed_official 146:f64d43ff0c18 656 * @}
mbed_official 146:f64d43ff0c18 657 */ /* end of group ADC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 658
mbed_official 146:f64d43ff0c18 659
mbed_official 146:f64d43ff0c18 660 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 661 -- AIPS Peripheral Access Layer
mbed_official 146:f64d43ff0c18 662 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 663
mbed_official 146:f64d43ff0c18 664 /*!
mbed_official 146:f64d43ff0c18 665 * @addtogroup AIPS_Peripheral_Access_Layer AIPS Peripheral Access Layer
mbed_official 146:f64d43ff0c18 666 * @{
mbed_official 146:f64d43ff0c18 667 */
mbed_official 146:f64d43ff0c18 668
mbed_official 146:f64d43ff0c18 669 /** AIPS - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 670 typedef struct {
mbed_official 146:f64d43ff0c18 671 __IO uint32_t MPRA; /**< Master Privilege Register A, offset: 0x0 */
mbed_official 146:f64d43ff0c18 672 uint8_t RESERVED_0[28];
mbed_official 146:f64d43ff0c18 673 __IO uint32_t PACRA; /**< Peripheral Access Control Register, offset: 0x20 */
mbed_official 146:f64d43ff0c18 674 __IO uint32_t PACRB; /**< Peripheral Access Control Register, offset: 0x24 */
mbed_official 146:f64d43ff0c18 675 __IO uint32_t PACRC; /**< Peripheral Access Control Register, offset: 0x28 */
mbed_official 146:f64d43ff0c18 676 __IO uint32_t PACRD; /**< Peripheral Access Control Register, offset: 0x2C */
mbed_official 146:f64d43ff0c18 677 uint8_t RESERVED_1[16];
mbed_official 146:f64d43ff0c18 678 __IO uint32_t PACRE; /**< Peripheral Access Control Register, offset: 0x40 */
mbed_official 146:f64d43ff0c18 679 __IO uint32_t PACRF; /**< Peripheral Access Control Register, offset: 0x44 */
mbed_official 146:f64d43ff0c18 680 __IO uint32_t PACRG; /**< Peripheral Access Control Register, offset: 0x48 */
mbed_official 146:f64d43ff0c18 681 __IO uint32_t PACRH; /**< Peripheral Access Control Register, offset: 0x4C */
mbed_official 146:f64d43ff0c18 682 __IO uint32_t PACRI; /**< Peripheral Access Control Register, offset: 0x50 */
mbed_official 146:f64d43ff0c18 683 __IO uint32_t PACRJ; /**< Peripheral Access Control Register, offset: 0x54 */
mbed_official 146:f64d43ff0c18 684 __IO uint32_t PACRK; /**< Peripheral Access Control Register, offset: 0x58 */
mbed_official 146:f64d43ff0c18 685 __IO uint32_t PACRL; /**< Peripheral Access Control Register, offset: 0x5C */
mbed_official 146:f64d43ff0c18 686 __IO uint32_t PACRM; /**< Peripheral Access Control Register, offset: 0x60 */
mbed_official 146:f64d43ff0c18 687 __IO uint32_t PACRN; /**< Peripheral Access Control Register, offset: 0x64 */
mbed_official 146:f64d43ff0c18 688 __IO uint32_t PACRO; /**< Peripheral Access Control Register, offset: 0x68 */
mbed_official 146:f64d43ff0c18 689 __IO uint32_t PACRP; /**< Peripheral Access Control Register, offset: 0x6C */
mbed_official 146:f64d43ff0c18 690 uint8_t RESERVED_2[16];
mbed_official 146:f64d43ff0c18 691 __IO uint32_t PACRU; /**< Peripheral Access Control Register, offset: 0x80 */
mbed_official 146:f64d43ff0c18 692 } AIPS_Type, *AIPS_MemMapPtr;
mbed_official 146:f64d43ff0c18 693
mbed_official 146:f64d43ff0c18 694 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 695 -- AIPS - Register accessor macros
mbed_official 146:f64d43ff0c18 696 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 697
mbed_official 146:f64d43ff0c18 698 /*!
mbed_official 146:f64d43ff0c18 699 * @addtogroup AIPS_Register_Accessor_Macros AIPS - Register accessor macros
mbed_official 146:f64d43ff0c18 700 * @{
mbed_official 146:f64d43ff0c18 701 */
mbed_official 146:f64d43ff0c18 702
mbed_official 146:f64d43ff0c18 703
mbed_official 146:f64d43ff0c18 704 /* AIPS - Register accessors */
mbed_official 146:f64d43ff0c18 705 #define AIPS_MPRA_REG(base) ((base)->MPRA)
mbed_official 146:f64d43ff0c18 706 #define AIPS_PACRA_REG(base) ((base)->PACRA)
mbed_official 146:f64d43ff0c18 707 #define AIPS_PACRB_REG(base) ((base)->PACRB)
mbed_official 146:f64d43ff0c18 708 #define AIPS_PACRC_REG(base) ((base)->PACRC)
mbed_official 146:f64d43ff0c18 709 #define AIPS_PACRD_REG(base) ((base)->PACRD)
mbed_official 146:f64d43ff0c18 710 #define AIPS_PACRE_REG(base) ((base)->PACRE)
mbed_official 146:f64d43ff0c18 711 #define AIPS_PACRF_REG(base) ((base)->PACRF)
mbed_official 146:f64d43ff0c18 712 #define AIPS_PACRG_REG(base) ((base)->PACRG)
mbed_official 146:f64d43ff0c18 713 #define AIPS_PACRH_REG(base) ((base)->PACRH)
mbed_official 146:f64d43ff0c18 714 #define AIPS_PACRI_REG(base) ((base)->PACRI)
mbed_official 146:f64d43ff0c18 715 #define AIPS_PACRJ_REG(base) ((base)->PACRJ)
mbed_official 146:f64d43ff0c18 716 #define AIPS_PACRK_REG(base) ((base)->PACRK)
mbed_official 146:f64d43ff0c18 717 #define AIPS_PACRL_REG(base) ((base)->PACRL)
mbed_official 146:f64d43ff0c18 718 #define AIPS_PACRM_REG(base) ((base)->PACRM)
mbed_official 146:f64d43ff0c18 719 #define AIPS_PACRN_REG(base) ((base)->PACRN)
mbed_official 146:f64d43ff0c18 720 #define AIPS_PACRO_REG(base) ((base)->PACRO)
mbed_official 146:f64d43ff0c18 721 #define AIPS_PACRP_REG(base) ((base)->PACRP)
mbed_official 146:f64d43ff0c18 722 #define AIPS_PACRU_REG(base) ((base)->PACRU)
mbed_official 146:f64d43ff0c18 723
mbed_official 146:f64d43ff0c18 724 /*!
mbed_official 146:f64d43ff0c18 725 * @}
mbed_official 146:f64d43ff0c18 726 */ /* end of group AIPS_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 727
mbed_official 146:f64d43ff0c18 728
mbed_official 146:f64d43ff0c18 729 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 730 -- AIPS Register Masks
mbed_official 146:f64d43ff0c18 731 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 732
mbed_official 146:f64d43ff0c18 733 /*!
mbed_official 146:f64d43ff0c18 734 * @addtogroup AIPS_Register_Masks AIPS Register Masks
mbed_official 146:f64d43ff0c18 735 * @{
mbed_official 146:f64d43ff0c18 736 */
mbed_official 146:f64d43ff0c18 737
mbed_official 324:406fd2029f23 738 /* MPRA Bit Fields */
mbed_official 324:406fd2029f23 739 #define AIPS_MPRA_MPL5_MASK 0x100u
mbed_official 324:406fd2029f23 740 #define AIPS_MPRA_MPL5_SHIFT 8
mbed_official 324:406fd2029f23 741 #define AIPS_MPRA_MTW5_MASK 0x200u
mbed_official 324:406fd2029f23 742 #define AIPS_MPRA_MTW5_SHIFT 9
mbed_official 324:406fd2029f23 743 #define AIPS_MPRA_MTR5_MASK 0x400u
mbed_official 324:406fd2029f23 744 #define AIPS_MPRA_MTR5_SHIFT 10
mbed_official 324:406fd2029f23 745 #define AIPS_MPRA_MPL4_MASK 0x1000u
mbed_official 324:406fd2029f23 746 #define AIPS_MPRA_MPL4_SHIFT 12
mbed_official 324:406fd2029f23 747 #define AIPS_MPRA_MTW4_MASK 0x2000u
mbed_official 324:406fd2029f23 748 #define AIPS_MPRA_MTW4_SHIFT 13
mbed_official 324:406fd2029f23 749 #define AIPS_MPRA_MTR4_MASK 0x4000u
mbed_official 324:406fd2029f23 750 #define AIPS_MPRA_MTR4_SHIFT 14
mbed_official 324:406fd2029f23 751 #define AIPS_MPRA_MPL3_MASK 0x10000u
mbed_official 324:406fd2029f23 752 #define AIPS_MPRA_MPL3_SHIFT 16
mbed_official 324:406fd2029f23 753 #define AIPS_MPRA_MTW3_MASK 0x20000u
mbed_official 324:406fd2029f23 754 #define AIPS_MPRA_MTW3_SHIFT 17
mbed_official 324:406fd2029f23 755 #define AIPS_MPRA_MTR3_MASK 0x40000u
mbed_official 324:406fd2029f23 756 #define AIPS_MPRA_MTR3_SHIFT 18
mbed_official 324:406fd2029f23 757 #define AIPS_MPRA_MPL2_MASK 0x100000u
mbed_official 324:406fd2029f23 758 #define AIPS_MPRA_MPL2_SHIFT 20
mbed_official 324:406fd2029f23 759 #define AIPS_MPRA_MTW2_MASK 0x200000u
mbed_official 324:406fd2029f23 760 #define AIPS_MPRA_MTW2_SHIFT 21
mbed_official 324:406fd2029f23 761 #define AIPS_MPRA_MTR2_MASK 0x400000u
mbed_official 324:406fd2029f23 762 #define AIPS_MPRA_MTR2_SHIFT 22
mbed_official 324:406fd2029f23 763 #define AIPS_MPRA_MPL1_MASK 0x1000000u
mbed_official 324:406fd2029f23 764 #define AIPS_MPRA_MPL1_SHIFT 24
mbed_official 324:406fd2029f23 765 #define AIPS_MPRA_MTW1_MASK 0x2000000u
mbed_official 324:406fd2029f23 766 #define AIPS_MPRA_MTW1_SHIFT 25
mbed_official 324:406fd2029f23 767 #define AIPS_MPRA_MTR1_MASK 0x4000000u
mbed_official 324:406fd2029f23 768 #define AIPS_MPRA_MTR1_SHIFT 26
mbed_official 324:406fd2029f23 769 #define AIPS_MPRA_MPL0_MASK 0x10000000u
mbed_official 324:406fd2029f23 770 #define AIPS_MPRA_MPL0_SHIFT 28
mbed_official 324:406fd2029f23 771 #define AIPS_MPRA_MTW0_MASK 0x20000000u
mbed_official 324:406fd2029f23 772 #define AIPS_MPRA_MTW0_SHIFT 29
mbed_official 324:406fd2029f23 773 #define AIPS_MPRA_MTR0_MASK 0x40000000u
mbed_official 324:406fd2029f23 774 #define AIPS_MPRA_MTR0_SHIFT 30
mbed_official 146:f64d43ff0c18 775 /* PACRA Bit Fields */
mbed_official 146:f64d43ff0c18 776 #define AIPS_PACRA_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 777 #define AIPS_PACRA_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 778 #define AIPS_PACRA_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 779 #define AIPS_PACRA_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 780 #define AIPS_PACRA_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 781 #define AIPS_PACRA_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 782 #define AIPS_PACRA_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 783 #define AIPS_PACRA_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 784 #define AIPS_PACRA_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 785 #define AIPS_PACRA_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 786 #define AIPS_PACRA_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 787 #define AIPS_PACRA_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 788 #define AIPS_PACRA_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 789 #define AIPS_PACRA_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 790 #define AIPS_PACRA_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 791 #define AIPS_PACRA_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 792 #define AIPS_PACRA_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 793 #define AIPS_PACRA_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 794 #define AIPS_PACRA_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 795 #define AIPS_PACRA_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 796 #define AIPS_PACRA_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 797 #define AIPS_PACRA_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 798 #define AIPS_PACRA_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 799 #define AIPS_PACRA_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 800 #define AIPS_PACRA_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 801 #define AIPS_PACRA_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 802 #define AIPS_PACRA_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 803 #define AIPS_PACRA_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 804 #define AIPS_PACRA_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 805 #define AIPS_PACRA_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 806 #define AIPS_PACRA_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 807 #define AIPS_PACRA_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 808 #define AIPS_PACRA_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 809 #define AIPS_PACRA_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 810 #define AIPS_PACRA_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 811 #define AIPS_PACRA_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 812 #define AIPS_PACRA_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 813 #define AIPS_PACRA_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 814 #define AIPS_PACRA_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 815 #define AIPS_PACRA_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 816 #define AIPS_PACRA_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 817 #define AIPS_PACRA_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 818 #define AIPS_PACRA_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 819 #define AIPS_PACRA_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 820 #define AIPS_PACRA_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 821 #define AIPS_PACRA_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 822 #define AIPS_PACRA_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 823 #define AIPS_PACRA_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 824 /* PACRB Bit Fields */
mbed_official 146:f64d43ff0c18 825 #define AIPS_PACRB_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 826 #define AIPS_PACRB_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 827 #define AIPS_PACRB_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 828 #define AIPS_PACRB_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 829 #define AIPS_PACRB_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 830 #define AIPS_PACRB_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 831 #define AIPS_PACRB_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 832 #define AIPS_PACRB_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 833 #define AIPS_PACRB_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 834 #define AIPS_PACRB_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 835 #define AIPS_PACRB_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 836 #define AIPS_PACRB_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 837 #define AIPS_PACRB_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 838 #define AIPS_PACRB_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 839 #define AIPS_PACRB_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 840 #define AIPS_PACRB_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 841 #define AIPS_PACRB_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 842 #define AIPS_PACRB_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 843 #define AIPS_PACRB_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 844 #define AIPS_PACRB_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 845 #define AIPS_PACRB_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 846 #define AIPS_PACRB_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 847 #define AIPS_PACRB_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 848 #define AIPS_PACRB_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 849 #define AIPS_PACRB_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 850 #define AIPS_PACRB_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 851 #define AIPS_PACRB_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 852 #define AIPS_PACRB_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 853 #define AIPS_PACRB_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 854 #define AIPS_PACRB_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 855 #define AIPS_PACRB_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 856 #define AIPS_PACRB_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 857 #define AIPS_PACRB_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 858 #define AIPS_PACRB_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 859 #define AIPS_PACRB_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 860 #define AIPS_PACRB_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 861 #define AIPS_PACRB_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 862 #define AIPS_PACRB_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 863 #define AIPS_PACRB_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 864 #define AIPS_PACRB_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 865 #define AIPS_PACRB_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 866 #define AIPS_PACRB_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 867 #define AIPS_PACRB_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 868 #define AIPS_PACRB_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 869 #define AIPS_PACRB_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 870 #define AIPS_PACRB_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 871 #define AIPS_PACRB_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 872 #define AIPS_PACRB_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 873 /* PACRC Bit Fields */
mbed_official 146:f64d43ff0c18 874 #define AIPS_PACRC_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 875 #define AIPS_PACRC_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 876 #define AIPS_PACRC_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 877 #define AIPS_PACRC_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 878 #define AIPS_PACRC_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 879 #define AIPS_PACRC_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 880 #define AIPS_PACRC_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 881 #define AIPS_PACRC_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 882 #define AIPS_PACRC_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 883 #define AIPS_PACRC_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 884 #define AIPS_PACRC_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 885 #define AIPS_PACRC_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 886 #define AIPS_PACRC_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 887 #define AIPS_PACRC_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 888 #define AIPS_PACRC_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 889 #define AIPS_PACRC_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 890 #define AIPS_PACRC_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 891 #define AIPS_PACRC_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 892 #define AIPS_PACRC_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 893 #define AIPS_PACRC_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 894 #define AIPS_PACRC_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 895 #define AIPS_PACRC_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 896 #define AIPS_PACRC_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 897 #define AIPS_PACRC_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 898 #define AIPS_PACRC_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 899 #define AIPS_PACRC_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 900 #define AIPS_PACRC_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 901 #define AIPS_PACRC_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 902 #define AIPS_PACRC_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 903 #define AIPS_PACRC_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 904 #define AIPS_PACRC_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 905 #define AIPS_PACRC_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 906 #define AIPS_PACRC_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 907 #define AIPS_PACRC_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 908 #define AIPS_PACRC_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 909 #define AIPS_PACRC_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 910 #define AIPS_PACRC_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 911 #define AIPS_PACRC_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 912 #define AIPS_PACRC_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 913 #define AIPS_PACRC_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 914 #define AIPS_PACRC_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 915 #define AIPS_PACRC_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 916 #define AIPS_PACRC_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 917 #define AIPS_PACRC_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 918 #define AIPS_PACRC_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 919 #define AIPS_PACRC_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 920 #define AIPS_PACRC_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 921 #define AIPS_PACRC_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 922 /* PACRD Bit Fields */
mbed_official 146:f64d43ff0c18 923 #define AIPS_PACRD_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 924 #define AIPS_PACRD_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 925 #define AIPS_PACRD_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 926 #define AIPS_PACRD_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 927 #define AIPS_PACRD_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 928 #define AIPS_PACRD_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 929 #define AIPS_PACRD_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 930 #define AIPS_PACRD_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 931 #define AIPS_PACRD_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 932 #define AIPS_PACRD_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 933 #define AIPS_PACRD_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 934 #define AIPS_PACRD_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 935 #define AIPS_PACRD_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 936 #define AIPS_PACRD_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 937 #define AIPS_PACRD_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 938 #define AIPS_PACRD_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 939 #define AIPS_PACRD_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 940 #define AIPS_PACRD_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 941 #define AIPS_PACRD_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 942 #define AIPS_PACRD_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 943 #define AIPS_PACRD_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 944 #define AIPS_PACRD_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 945 #define AIPS_PACRD_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 946 #define AIPS_PACRD_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 947 #define AIPS_PACRD_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 948 #define AIPS_PACRD_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 949 #define AIPS_PACRD_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 950 #define AIPS_PACRD_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 951 #define AIPS_PACRD_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 952 #define AIPS_PACRD_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 953 #define AIPS_PACRD_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 954 #define AIPS_PACRD_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 955 #define AIPS_PACRD_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 956 #define AIPS_PACRD_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 957 #define AIPS_PACRD_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 958 #define AIPS_PACRD_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 959 #define AIPS_PACRD_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 960 #define AIPS_PACRD_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 961 #define AIPS_PACRD_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 962 #define AIPS_PACRD_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 963 #define AIPS_PACRD_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 964 #define AIPS_PACRD_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 965 #define AIPS_PACRD_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 966 #define AIPS_PACRD_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 967 #define AIPS_PACRD_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 968 #define AIPS_PACRD_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 969 #define AIPS_PACRD_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 970 #define AIPS_PACRD_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 971 /* PACRE Bit Fields */
mbed_official 146:f64d43ff0c18 972 #define AIPS_PACRE_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 973 #define AIPS_PACRE_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 974 #define AIPS_PACRE_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 975 #define AIPS_PACRE_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 976 #define AIPS_PACRE_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 977 #define AIPS_PACRE_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 978 #define AIPS_PACRE_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 979 #define AIPS_PACRE_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 980 #define AIPS_PACRE_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 981 #define AIPS_PACRE_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 982 #define AIPS_PACRE_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 983 #define AIPS_PACRE_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 984 #define AIPS_PACRE_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 985 #define AIPS_PACRE_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 986 #define AIPS_PACRE_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 987 #define AIPS_PACRE_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 988 #define AIPS_PACRE_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 989 #define AIPS_PACRE_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 990 #define AIPS_PACRE_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 991 #define AIPS_PACRE_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 992 #define AIPS_PACRE_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 993 #define AIPS_PACRE_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 994 #define AIPS_PACRE_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 995 #define AIPS_PACRE_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 996 #define AIPS_PACRE_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 997 #define AIPS_PACRE_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 998 #define AIPS_PACRE_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 999 #define AIPS_PACRE_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1000 #define AIPS_PACRE_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1001 #define AIPS_PACRE_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1002 #define AIPS_PACRE_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1003 #define AIPS_PACRE_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1004 #define AIPS_PACRE_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1005 #define AIPS_PACRE_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1006 #define AIPS_PACRE_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1007 #define AIPS_PACRE_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1008 #define AIPS_PACRE_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1009 #define AIPS_PACRE_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1010 #define AIPS_PACRE_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1011 #define AIPS_PACRE_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1012 #define AIPS_PACRE_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1013 #define AIPS_PACRE_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1014 #define AIPS_PACRE_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1015 #define AIPS_PACRE_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1016 #define AIPS_PACRE_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1017 #define AIPS_PACRE_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1018 #define AIPS_PACRE_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1019 #define AIPS_PACRE_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1020 /* PACRF Bit Fields */
mbed_official 146:f64d43ff0c18 1021 #define AIPS_PACRF_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1022 #define AIPS_PACRF_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1023 #define AIPS_PACRF_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1024 #define AIPS_PACRF_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1025 #define AIPS_PACRF_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1026 #define AIPS_PACRF_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1027 #define AIPS_PACRF_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1028 #define AIPS_PACRF_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1029 #define AIPS_PACRF_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1030 #define AIPS_PACRF_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1031 #define AIPS_PACRF_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1032 #define AIPS_PACRF_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1033 #define AIPS_PACRF_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1034 #define AIPS_PACRF_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1035 #define AIPS_PACRF_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1036 #define AIPS_PACRF_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1037 #define AIPS_PACRF_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1038 #define AIPS_PACRF_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1039 #define AIPS_PACRF_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1040 #define AIPS_PACRF_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1041 #define AIPS_PACRF_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1042 #define AIPS_PACRF_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1043 #define AIPS_PACRF_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1044 #define AIPS_PACRF_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1045 #define AIPS_PACRF_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1046 #define AIPS_PACRF_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1047 #define AIPS_PACRF_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1048 #define AIPS_PACRF_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1049 #define AIPS_PACRF_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1050 #define AIPS_PACRF_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1051 #define AIPS_PACRF_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1052 #define AIPS_PACRF_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1053 #define AIPS_PACRF_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1054 #define AIPS_PACRF_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1055 #define AIPS_PACRF_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1056 #define AIPS_PACRF_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1057 #define AIPS_PACRF_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1058 #define AIPS_PACRF_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1059 #define AIPS_PACRF_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1060 #define AIPS_PACRF_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1061 #define AIPS_PACRF_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1062 #define AIPS_PACRF_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1063 #define AIPS_PACRF_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1064 #define AIPS_PACRF_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1065 #define AIPS_PACRF_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1066 #define AIPS_PACRF_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1067 #define AIPS_PACRF_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1068 #define AIPS_PACRF_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1069 /* PACRG Bit Fields */
mbed_official 146:f64d43ff0c18 1070 #define AIPS_PACRG_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1071 #define AIPS_PACRG_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1072 #define AIPS_PACRG_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1073 #define AIPS_PACRG_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1074 #define AIPS_PACRG_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1075 #define AIPS_PACRG_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1076 #define AIPS_PACRG_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1077 #define AIPS_PACRG_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1078 #define AIPS_PACRG_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1079 #define AIPS_PACRG_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1080 #define AIPS_PACRG_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1081 #define AIPS_PACRG_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1082 #define AIPS_PACRG_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1083 #define AIPS_PACRG_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1084 #define AIPS_PACRG_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1085 #define AIPS_PACRG_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1086 #define AIPS_PACRG_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1087 #define AIPS_PACRG_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1088 #define AIPS_PACRG_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1089 #define AIPS_PACRG_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1090 #define AIPS_PACRG_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1091 #define AIPS_PACRG_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1092 #define AIPS_PACRG_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1093 #define AIPS_PACRG_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1094 #define AIPS_PACRG_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1095 #define AIPS_PACRG_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1096 #define AIPS_PACRG_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1097 #define AIPS_PACRG_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1098 #define AIPS_PACRG_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1099 #define AIPS_PACRG_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1100 #define AIPS_PACRG_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1101 #define AIPS_PACRG_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1102 #define AIPS_PACRG_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1103 #define AIPS_PACRG_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1104 #define AIPS_PACRG_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1105 #define AIPS_PACRG_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1106 #define AIPS_PACRG_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1107 #define AIPS_PACRG_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1108 #define AIPS_PACRG_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1109 #define AIPS_PACRG_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1110 #define AIPS_PACRG_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1111 #define AIPS_PACRG_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1112 #define AIPS_PACRG_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1113 #define AIPS_PACRG_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1114 #define AIPS_PACRG_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1115 #define AIPS_PACRG_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1116 #define AIPS_PACRG_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1117 #define AIPS_PACRG_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1118 /* PACRH Bit Fields */
mbed_official 146:f64d43ff0c18 1119 #define AIPS_PACRH_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1120 #define AIPS_PACRH_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1121 #define AIPS_PACRH_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1122 #define AIPS_PACRH_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1123 #define AIPS_PACRH_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1124 #define AIPS_PACRH_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1125 #define AIPS_PACRH_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1126 #define AIPS_PACRH_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1127 #define AIPS_PACRH_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1128 #define AIPS_PACRH_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1129 #define AIPS_PACRH_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1130 #define AIPS_PACRH_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1131 #define AIPS_PACRH_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1132 #define AIPS_PACRH_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1133 #define AIPS_PACRH_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1134 #define AIPS_PACRH_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1135 #define AIPS_PACRH_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1136 #define AIPS_PACRH_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1137 #define AIPS_PACRH_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1138 #define AIPS_PACRH_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1139 #define AIPS_PACRH_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1140 #define AIPS_PACRH_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1141 #define AIPS_PACRH_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1142 #define AIPS_PACRH_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1143 #define AIPS_PACRH_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1144 #define AIPS_PACRH_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1145 #define AIPS_PACRH_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1146 #define AIPS_PACRH_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1147 #define AIPS_PACRH_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1148 #define AIPS_PACRH_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1149 #define AIPS_PACRH_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1150 #define AIPS_PACRH_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1151 #define AIPS_PACRH_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1152 #define AIPS_PACRH_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1153 #define AIPS_PACRH_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1154 #define AIPS_PACRH_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1155 #define AIPS_PACRH_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1156 #define AIPS_PACRH_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1157 #define AIPS_PACRH_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1158 #define AIPS_PACRH_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1159 #define AIPS_PACRH_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1160 #define AIPS_PACRH_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1161 #define AIPS_PACRH_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1162 #define AIPS_PACRH_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1163 #define AIPS_PACRH_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1164 #define AIPS_PACRH_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1165 #define AIPS_PACRH_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1166 #define AIPS_PACRH_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1167 /* PACRI Bit Fields */
mbed_official 146:f64d43ff0c18 1168 #define AIPS_PACRI_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1169 #define AIPS_PACRI_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1170 #define AIPS_PACRI_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1171 #define AIPS_PACRI_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1172 #define AIPS_PACRI_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1173 #define AIPS_PACRI_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1174 #define AIPS_PACRI_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1175 #define AIPS_PACRI_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1176 #define AIPS_PACRI_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1177 #define AIPS_PACRI_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1178 #define AIPS_PACRI_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1179 #define AIPS_PACRI_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1180 #define AIPS_PACRI_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1181 #define AIPS_PACRI_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1182 #define AIPS_PACRI_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1183 #define AIPS_PACRI_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1184 #define AIPS_PACRI_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1185 #define AIPS_PACRI_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1186 #define AIPS_PACRI_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1187 #define AIPS_PACRI_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1188 #define AIPS_PACRI_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1189 #define AIPS_PACRI_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1190 #define AIPS_PACRI_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1191 #define AIPS_PACRI_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1192 #define AIPS_PACRI_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1193 #define AIPS_PACRI_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1194 #define AIPS_PACRI_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1195 #define AIPS_PACRI_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1196 #define AIPS_PACRI_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1197 #define AIPS_PACRI_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1198 #define AIPS_PACRI_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1199 #define AIPS_PACRI_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1200 #define AIPS_PACRI_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1201 #define AIPS_PACRI_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1202 #define AIPS_PACRI_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1203 #define AIPS_PACRI_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1204 #define AIPS_PACRI_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1205 #define AIPS_PACRI_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1206 #define AIPS_PACRI_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1207 #define AIPS_PACRI_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1208 #define AIPS_PACRI_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1209 #define AIPS_PACRI_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1210 #define AIPS_PACRI_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1211 #define AIPS_PACRI_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1212 #define AIPS_PACRI_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1213 #define AIPS_PACRI_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1214 #define AIPS_PACRI_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1215 #define AIPS_PACRI_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1216 /* PACRJ Bit Fields */
mbed_official 146:f64d43ff0c18 1217 #define AIPS_PACRJ_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1218 #define AIPS_PACRJ_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1219 #define AIPS_PACRJ_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1220 #define AIPS_PACRJ_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1221 #define AIPS_PACRJ_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1222 #define AIPS_PACRJ_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1223 #define AIPS_PACRJ_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1224 #define AIPS_PACRJ_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1225 #define AIPS_PACRJ_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1226 #define AIPS_PACRJ_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1227 #define AIPS_PACRJ_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1228 #define AIPS_PACRJ_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1229 #define AIPS_PACRJ_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1230 #define AIPS_PACRJ_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1231 #define AIPS_PACRJ_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1232 #define AIPS_PACRJ_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1233 #define AIPS_PACRJ_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1234 #define AIPS_PACRJ_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1235 #define AIPS_PACRJ_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1236 #define AIPS_PACRJ_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1237 #define AIPS_PACRJ_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1238 #define AIPS_PACRJ_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1239 #define AIPS_PACRJ_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1240 #define AIPS_PACRJ_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1241 #define AIPS_PACRJ_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1242 #define AIPS_PACRJ_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1243 #define AIPS_PACRJ_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1244 #define AIPS_PACRJ_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1245 #define AIPS_PACRJ_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1246 #define AIPS_PACRJ_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1247 #define AIPS_PACRJ_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1248 #define AIPS_PACRJ_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1249 #define AIPS_PACRJ_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1250 #define AIPS_PACRJ_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1251 #define AIPS_PACRJ_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1252 #define AIPS_PACRJ_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1253 #define AIPS_PACRJ_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1254 #define AIPS_PACRJ_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1255 #define AIPS_PACRJ_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1256 #define AIPS_PACRJ_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1257 #define AIPS_PACRJ_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1258 #define AIPS_PACRJ_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1259 #define AIPS_PACRJ_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1260 #define AIPS_PACRJ_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1261 #define AIPS_PACRJ_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1262 #define AIPS_PACRJ_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1263 #define AIPS_PACRJ_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1264 #define AIPS_PACRJ_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1265 /* PACRK Bit Fields */
mbed_official 146:f64d43ff0c18 1266 #define AIPS_PACRK_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1267 #define AIPS_PACRK_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1268 #define AIPS_PACRK_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1269 #define AIPS_PACRK_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1270 #define AIPS_PACRK_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1271 #define AIPS_PACRK_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1272 #define AIPS_PACRK_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1273 #define AIPS_PACRK_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1274 #define AIPS_PACRK_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1275 #define AIPS_PACRK_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1276 #define AIPS_PACRK_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1277 #define AIPS_PACRK_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1278 #define AIPS_PACRK_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1279 #define AIPS_PACRK_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1280 #define AIPS_PACRK_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1281 #define AIPS_PACRK_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1282 #define AIPS_PACRK_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1283 #define AIPS_PACRK_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1284 #define AIPS_PACRK_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1285 #define AIPS_PACRK_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1286 #define AIPS_PACRK_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1287 #define AIPS_PACRK_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1288 #define AIPS_PACRK_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1289 #define AIPS_PACRK_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1290 #define AIPS_PACRK_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1291 #define AIPS_PACRK_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1292 #define AIPS_PACRK_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1293 #define AIPS_PACRK_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1294 #define AIPS_PACRK_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1295 #define AIPS_PACRK_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1296 #define AIPS_PACRK_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1297 #define AIPS_PACRK_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1298 #define AIPS_PACRK_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1299 #define AIPS_PACRK_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1300 #define AIPS_PACRK_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1301 #define AIPS_PACRK_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1302 #define AIPS_PACRK_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1303 #define AIPS_PACRK_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1304 #define AIPS_PACRK_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1305 #define AIPS_PACRK_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1306 #define AIPS_PACRK_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1307 #define AIPS_PACRK_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1308 #define AIPS_PACRK_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1309 #define AIPS_PACRK_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1310 #define AIPS_PACRK_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1311 #define AIPS_PACRK_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1312 #define AIPS_PACRK_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1313 #define AIPS_PACRK_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1314 /* PACRL Bit Fields */
mbed_official 146:f64d43ff0c18 1315 #define AIPS_PACRL_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1316 #define AIPS_PACRL_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1317 #define AIPS_PACRL_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1318 #define AIPS_PACRL_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1319 #define AIPS_PACRL_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1320 #define AIPS_PACRL_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1321 #define AIPS_PACRL_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1322 #define AIPS_PACRL_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1323 #define AIPS_PACRL_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1324 #define AIPS_PACRL_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1325 #define AIPS_PACRL_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1326 #define AIPS_PACRL_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1327 #define AIPS_PACRL_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1328 #define AIPS_PACRL_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1329 #define AIPS_PACRL_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1330 #define AIPS_PACRL_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1331 #define AIPS_PACRL_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1332 #define AIPS_PACRL_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1333 #define AIPS_PACRL_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1334 #define AIPS_PACRL_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1335 #define AIPS_PACRL_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1336 #define AIPS_PACRL_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1337 #define AIPS_PACRL_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1338 #define AIPS_PACRL_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1339 #define AIPS_PACRL_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1340 #define AIPS_PACRL_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1341 #define AIPS_PACRL_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1342 #define AIPS_PACRL_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1343 #define AIPS_PACRL_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1344 #define AIPS_PACRL_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1345 #define AIPS_PACRL_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1346 #define AIPS_PACRL_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1347 #define AIPS_PACRL_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1348 #define AIPS_PACRL_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1349 #define AIPS_PACRL_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1350 #define AIPS_PACRL_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1351 #define AIPS_PACRL_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1352 #define AIPS_PACRL_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1353 #define AIPS_PACRL_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1354 #define AIPS_PACRL_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1355 #define AIPS_PACRL_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1356 #define AIPS_PACRL_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1357 #define AIPS_PACRL_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1358 #define AIPS_PACRL_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1359 #define AIPS_PACRL_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1360 #define AIPS_PACRL_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1361 #define AIPS_PACRL_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1362 #define AIPS_PACRL_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1363 /* PACRM Bit Fields */
mbed_official 146:f64d43ff0c18 1364 #define AIPS_PACRM_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1365 #define AIPS_PACRM_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1366 #define AIPS_PACRM_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1367 #define AIPS_PACRM_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1368 #define AIPS_PACRM_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1369 #define AIPS_PACRM_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1370 #define AIPS_PACRM_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1371 #define AIPS_PACRM_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1372 #define AIPS_PACRM_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1373 #define AIPS_PACRM_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1374 #define AIPS_PACRM_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1375 #define AIPS_PACRM_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1376 #define AIPS_PACRM_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1377 #define AIPS_PACRM_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1378 #define AIPS_PACRM_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1379 #define AIPS_PACRM_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1380 #define AIPS_PACRM_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1381 #define AIPS_PACRM_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1382 #define AIPS_PACRM_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1383 #define AIPS_PACRM_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1384 #define AIPS_PACRM_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1385 #define AIPS_PACRM_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1386 #define AIPS_PACRM_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1387 #define AIPS_PACRM_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1388 #define AIPS_PACRM_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1389 #define AIPS_PACRM_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1390 #define AIPS_PACRM_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1391 #define AIPS_PACRM_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1392 #define AIPS_PACRM_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1393 #define AIPS_PACRM_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1394 #define AIPS_PACRM_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1395 #define AIPS_PACRM_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1396 #define AIPS_PACRM_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1397 #define AIPS_PACRM_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1398 #define AIPS_PACRM_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1399 #define AIPS_PACRM_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1400 #define AIPS_PACRM_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1401 #define AIPS_PACRM_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1402 #define AIPS_PACRM_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1403 #define AIPS_PACRM_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1404 #define AIPS_PACRM_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1405 #define AIPS_PACRM_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1406 #define AIPS_PACRM_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1407 #define AIPS_PACRM_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1408 #define AIPS_PACRM_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1409 #define AIPS_PACRM_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1410 #define AIPS_PACRM_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1411 #define AIPS_PACRM_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1412 /* PACRN Bit Fields */
mbed_official 146:f64d43ff0c18 1413 #define AIPS_PACRN_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1414 #define AIPS_PACRN_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1415 #define AIPS_PACRN_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1416 #define AIPS_PACRN_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1417 #define AIPS_PACRN_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1418 #define AIPS_PACRN_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1419 #define AIPS_PACRN_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1420 #define AIPS_PACRN_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1421 #define AIPS_PACRN_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1422 #define AIPS_PACRN_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1423 #define AIPS_PACRN_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1424 #define AIPS_PACRN_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1425 #define AIPS_PACRN_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1426 #define AIPS_PACRN_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1427 #define AIPS_PACRN_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1428 #define AIPS_PACRN_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1429 #define AIPS_PACRN_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1430 #define AIPS_PACRN_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1431 #define AIPS_PACRN_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1432 #define AIPS_PACRN_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1433 #define AIPS_PACRN_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1434 #define AIPS_PACRN_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1435 #define AIPS_PACRN_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1436 #define AIPS_PACRN_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1437 #define AIPS_PACRN_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1438 #define AIPS_PACRN_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1439 #define AIPS_PACRN_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1440 #define AIPS_PACRN_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1441 #define AIPS_PACRN_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1442 #define AIPS_PACRN_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1443 #define AIPS_PACRN_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1444 #define AIPS_PACRN_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1445 #define AIPS_PACRN_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1446 #define AIPS_PACRN_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1447 #define AIPS_PACRN_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1448 #define AIPS_PACRN_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1449 #define AIPS_PACRN_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1450 #define AIPS_PACRN_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1451 #define AIPS_PACRN_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1452 #define AIPS_PACRN_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1453 #define AIPS_PACRN_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1454 #define AIPS_PACRN_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1455 #define AIPS_PACRN_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1456 #define AIPS_PACRN_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1457 #define AIPS_PACRN_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1458 #define AIPS_PACRN_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1459 #define AIPS_PACRN_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1460 #define AIPS_PACRN_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1461 /* PACRO Bit Fields */
mbed_official 146:f64d43ff0c18 1462 #define AIPS_PACRO_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1463 #define AIPS_PACRO_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1464 #define AIPS_PACRO_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1465 #define AIPS_PACRO_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1466 #define AIPS_PACRO_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1467 #define AIPS_PACRO_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1468 #define AIPS_PACRO_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1469 #define AIPS_PACRO_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1470 #define AIPS_PACRO_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1471 #define AIPS_PACRO_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1472 #define AIPS_PACRO_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1473 #define AIPS_PACRO_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1474 #define AIPS_PACRO_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1475 #define AIPS_PACRO_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1476 #define AIPS_PACRO_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1477 #define AIPS_PACRO_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1478 #define AIPS_PACRO_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1479 #define AIPS_PACRO_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1480 #define AIPS_PACRO_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1481 #define AIPS_PACRO_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1482 #define AIPS_PACRO_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1483 #define AIPS_PACRO_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1484 #define AIPS_PACRO_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1485 #define AIPS_PACRO_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1486 #define AIPS_PACRO_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1487 #define AIPS_PACRO_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1488 #define AIPS_PACRO_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1489 #define AIPS_PACRO_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1490 #define AIPS_PACRO_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1491 #define AIPS_PACRO_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1492 #define AIPS_PACRO_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1493 #define AIPS_PACRO_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1494 #define AIPS_PACRO_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1495 #define AIPS_PACRO_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1496 #define AIPS_PACRO_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1497 #define AIPS_PACRO_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1498 #define AIPS_PACRO_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1499 #define AIPS_PACRO_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1500 #define AIPS_PACRO_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1501 #define AIPS_PACRO_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1502 #define AIPS_PACRO_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1503 #define AIPS_PACRO_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1504 #define AIPS_PACRO_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1505 #define AIPS_PACRO_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1506 #define AIPS_PACRO_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1507 #define AIPS_PACRO_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1508 #define AIPS_PACRO_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1509 #define AIPS_PACRO_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1510 /* PACRP Bit Fields */
mbed_official 146:f64d43ff0c18 1511 #define AIPS_PACRP_TP7_MASK 0x1u
mbed_official 146:f64d43ff0c18 1512 #define AIPS_PACRP_TP7_SHIFT 0
mbed_official 146:f64d43ff0c18 1513 #define AIPS_PACRP_WP7_MASK 0x2u
mbed_official 146:f64d43ff0c18 1514 #define AIPS_PACRP_WP7_SHIFT 1
mbed_official 146:f64d43ff0c18 1515 #define AIPS_PACRP_SP7_MASK 0x4u
mbed_official 146:f64d43ff0c18 1516 #define AIPS_PACRP_SP7_SHIFT 2
mbed_official 146:f64d43ff0c18 1517 #define AIPS_PACRP_TP6_MASK 0x10u
mbed_official 146:f64d43ff0c18 1518 #define AIPS_PACRP_TP6_SHIFT 4
mbed_official 146:f64d43ff0c18 1519 #define AIPS_PACRP_WP6_MASK 0x20u
mbed_official 146:f64d43ff0c18 1520 #define AIPS_PACRP_WP6_SHIFT 5
mbed_official 146:f64d43ff0c18 1521 #define AIPS_PACRP_SP6_MASK 0x40u
mbed_official 146:f64d43ff0c18 1522 #define AIPS_PACRP_SP6_SHIFT 6
mbed_official 146:f64d43ff0c18 1523 #define AIPS_PACRP_TP5_MASK 0x100u
mbed_official 146:f64d43ff0c18 1524 #define AIPS_PACRP_TP5_SHIFT 8
mbed_official 146:f64d43ff0c18 1525 #define AIPS_PACRP_WP5_MASK 0x200u
mbed_official 146:f64d43ff0c18 1526 #define AIPS_PACRP_WP5_SHIFT 9
mbed_official 146:f64d43ff0c18 1527 #define AIPS_PACRP_SP5_MASK 0x400u
mbed_official 146:f64d43ff0c18 1528 #define AIPS_PACRP_SP5_SHIFT 10
mbed_official 146:f64d43ff0c18 1529 #define AIPS_PACRP_TP4_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1530 #define AIPS_PACRP_TP4_SHIFT 12
mbed_official 146:f64d43ff0c18 1531 #define AIPS_PACRP_WP4_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1532 #define AIPS_PACRP_WP4_SHIFT 13
mbed_official 146:f64d43ff0c18 1533 #define AIPS_PACRP_SP4_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1534 #define AIPS_PACRP_SP4_SHIFT 14
mbed_official 146:f64d43ff0c18 1535 #define AIPS_PACRP_TP3_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1536 #define AIPS_PACRP_TP3_SHIFT 16
mbed_official 146:f64d43ff0c18 1537 #define AIPS_PACRP_WP3_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1538 #define AIPS_PACRP_WP3_SHIFT 17
mbed_official 146:f64d43ff0c18 1539 #define AIPS_PACRP_SP3_MASK 0x40000u
mbed_official 146:f64d43ff0c18 1540 #define AIPS_PACRP_SP3_SHIFT 18
mbed_official 146:f64d43ff0c18 1541 #define AIPS_PACRP_TP2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1542 #define AIPS_PACRP_TP2_SHIFT 20
mbed_official 146:f64d43ff0c18 1543 #define AIPS_PACRP_WP2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1544 #define AIPS_PACRP_WP2_SHIFT 21
mbed_official 146:f64d43ff0c18 1545 #define AIPS_PACRP_SP2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1546 #define AIPS_PACRP_SP2_SHIFT 22
mbed_official 146:f64d43ff0c18 1547 #define AIPS_PACRP_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1548 #define AIPS_PACRP_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1549 #define AIPS_PACRP_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1550 #define AIPS_PACRP_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1551 #define AIPS_PACRP_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1552 #define AIPS_PACRP_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1553 #define AIPS_PACRP_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1554 #define AIPS_PACRP_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1555 #define AIPS_PACRP_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1556 #define AIPS_PACRP_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1557 #define AIPS_PACRP_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1558 #define AIPS_PACRP_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1559 /* PACRU Bit Fields */
mbed_official 146:f64d43ff0c18 1560 #define AIPS_PACRU_TP1_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1561 #define AIPS_PACRU_TP1_SHIFT 24
mbed_official 146:f64d43ff0c18 1562 #define AIPS_PACRU_WP1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1563 #define AIPS_PACRU_WP1_SHIFT 25
mbed_official 146:f64d43ff0c18 1564 #define AIPS_PACRU_SP1_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1565 #define AIPS_PACRU_SP1_SHIFT 26
mbed_official 146:f64d43ff0c18 1566 #define AIPS_PACRU_TP0_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1567 #define AIPS_PACRU_TP0_SHIFT 28
mbed_official 146:f64d43ff0c18 1568 #define AIPS_PACRU_WP0_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1569 #define AIPS_PACRU_WP0_SHIFT 29
mbed_official 146:f64d43ff0c18 1570 #define AIPS_PACRU_SP0_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1571 #define AIPS_PACRU_SP0_SHIFT 30
mbed_official 146:f64d43ff0c18 1572
mbed_official 146:f64d43ff0c18 1573 /*!
mbed_official 146:f64d43ff0c18 1574 * @}
mbed_official 146:f64d43ff0c18 1575 */ /* end of group AIPS_Register_Masks */
mbed_official 146:f64d43ff0c18 1576
mbed_official 146:f64d43ff0c18 1577
mbed_official 146:f64d43ff0c18 1578 /* AIPS - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 1579 /** Peripheral AIPS0 base address */
mbed_official 146:f64d43ff0c18 1580 #define AIPS0_BASE (0x40000000u)
mbed_official 146:f64d43ff0c18 1581 /** Peripheral AIPS0 base pointer */
mbed_official 146:f64d43ff0c18 1582 #define AIPS0 ((AIPS_Type *)AIPS0_BASE)
mbed_official 146:f64d43ff0c18 1583 #define AIPS0_BASE_PTR (AIPS0)
mbed_official 146:f64d43ff0c18 1584 /** Peripheral AIPS1 base address */
mbed_official 146:f64d43ff0c18 1585 #define AIPS1_BASE (0x40080000u)
mbed_official 146:f64d43ff0c18 1586 /** Peripheral AIPS1 base pointer */
mbed_official 146:f64d43ff0c18 1587 #define AIPS1 ((AIPS_Type *)AIPS1_BASE)
mbed_official 146:f64d43ff0c18 1588 #define AIPS1_BASE_PTR (AIPS1)
mbed_official 324:406fd2029f23 1589 /** Array initializer of AIPS peripheral base addresses */
mbed_official 324:406fd2029f23 1590 #define AIPS_BASE_ADDRS { AIPS0_BASE, AIPS1_BASE }
mbed_official 146:f64d43ff0c18 1591 /** Array initializer of AIPS peripheral base pointers */
mbed_official 324:406fd2029f23 1592 #define AIPS_BASE_PTRS { AIPS0, AIPS1 }
mbed_official 146:f64d43ff0c18 1593
mbed_official 146:f64d43ff0c18 1594 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 1595 -- AIPS - Register accessor macros
mbed_official 146:f64d43ff0c18 1596 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 1597
mbed_official 146:f64d43ff0c18 1598 /*!
mbed_official 146:f64d43ff0c18 1599 * @addtogroup AIPS_Register_Accessor_Macros AIPS - Register accessor macros
mbed_official 146:f64d43ff0c18 1600 * @{
mbed_official 146:f64d43ff0c18 1601 */
mbed_official 146:f64d43ff0c18 1602
mbed_official 146:f64d43ff0c18 1603
mbed_official 146:f64d43ff0c18 1604 /* AIPS - Register instance definitions */
mbed_official 146:f64d43ff0c18 1605 /* AIPS0 */
mbed_official 146:f64d43ff0c18 1606 #define AIPS0_MPRA AIPS_MPRA_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1607 #define AIPS0_PACRA AIPS_PACRA_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1608 #define AIPS0_PACRB AIPS_PACRB_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1609 #define AIPS0_PACRC AIPS_PACRC_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1610 #define AIPS0_PACRD AIPS_PACRD_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1611 #define AIPS0_PACRE AIPS_PACRE_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1612 #define AIPS0_PACRF AIPS_PACRF_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1613 #define AIPS0_PACRG AIPS_PACRG_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1614 #define AIPS0_PACRH AIPS_PACRH_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1615 #define AIPS0_PACRI AIPS_PACRI_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1616 #define AIPS0_PACRJ AIPS_PACRJ_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1617 #define AIPS0_PACRK AIPS_PACRK_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1618 #define AIPS0_PACRL AIPS_PACRL_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1619 #define AIPS0_PACRM AIPS_PACRM_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1620 #define AIPS0_PACRN AIPS_PACRN_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1621 #define AIPS0_PACRO AIPS_PACRO_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1622 #define AIPS0_PACRP AIPS_PACRP_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1623 #define AIPS0_PACRU AIPS_PACRU_REG(AIPS0)
mbed_official 146:f64d43ff0c18 1624 /* AIPS1 */
mbed_official 146:f64d43ff0c18 1625 #define AIPS1_MPRA AIPS_MPRA_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1626 #define AIPS1_PACRA AIPS_PACRA_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1627 #define AIPS1_PACRB AIPS_PACRB_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1628 #define AIPS1_PACRC AIPS_PACRC_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1629 #define AIPS1_PACRD AIPS_PACRD_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1630 #define AIPS1_PACRE AIPS_PACRE_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1631 #define AIPS1_PACRF AIPS_PACRF_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1632 #define AIPS1_PACRG AIPS_PACRG_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1633 #define AIPS1_PACRH AIPS_PACRH_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1634 #define AIPS1_PACRI AIPS_PACRI_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1635 #define AIPS1_PACRJ AIPS_PACRJ_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1636 #define AIPS1_PACRK AIPS_PACRK_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1637 #define AIPS1_PACRL AIPS_PACRL_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1638 #define AIPS1_PACRM AIPS_PACRM_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1639 #define AIPS1_PACRN AIPS_PACRN_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1640 #define AIPS1_PACRO AIPS_PACRO_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1641 #define AIPS1_PACRP AIPS_PACRP_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1642 #define AIPS1_PACRU AIPS_PACRU_REG(AIPS1)
mbed_official 146:f64d43ff0c18 1643
mbed_official 146:f64d43ff0c18 1644 /*!
mbed_official 146:f64d43ff0c18 1645 * @}
mbed_official 146:f64d43ff0c18 1646 */ /* end of group AIPS_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 1647
mbed_official 146:f64d43ff0c18 1648
mbed_official 146:f64d43ff0c18 1649 /*!
mbed_official 146:f64d43ff0c18 1650 * @}
mbed_official 146:f64d43ff0c18 1651 */ /* end of group AIPS_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 1652
mbed_official 146:f64d43ff0c18 1653
mbed_official 146:f64d43ff0c18 1654 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 1655 -- AXBS Peripheral Access Layer
mbed_official 146:f64d43ff0c18 1656 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 1657
mbed_official 146:f64d43ff0c18 1658 /*!
mbed_official 146:f64d43ff0c18 1659 * @addtogroup AXBS_Peripheral_Access_Layer AXBS Peripheral Access Layer
mbed_official 146:f64d43ff0c18 1660 * @{
mbed_official 146:f64d43ff0c18 1661 */
mbed_official 146:f64d43ff0c18 1662
mbed_official 146:f64d43ff0c18 1663 /** AXBS - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 1664 typedef struct {
mbed_official 146:f64d43ff0c18 1665 struct { /* offset: 0x0, array step: 0x100 */
mbed_official 146:f64d43ff0c18 1666 __IO uint32_t PRS; /**< Priority Registers Slave, array offset: 0x0, array step: 0x100 */
mbed_official 146:f64d43ff0c18 1667 uint8_t RESERVED_0[12];
mbed_official 146:f64d43ff0c18 1668 __IO uint32_t CRS; /**< Control Register, array offset: 0x10, array step: 0x100 */
mbed_official 146:f64d43ff0c18 1669 uint8_t RESERVED_1[236];
mbed_official 146:f64d43ff0c18 1670 } SLAVE[5];
mbed_official 146:f64d43ff0c18 1671 uint8_t RESERVED_0[768];
mbed_official 146:f64d43ff0c18 1672 __IO uint32_t MGPCR0; /**< Master General Purpose Control Register, offset: 0x800 */
mbed_official 146:f64d43ff0c18 1673 uint8_t RESERVED_1[252];
mbed_official 146:f64d43ff0c18 1674 __IO uint32_t MGPCR1; /**< Master General Purpose Control Register, offset: 0x900 */
mbed_official 146:f64d43ff0c18 1675 uint8_t RESERVED_2[252];
mbed_official 146:f64d43ff0c18 1676 __IO uint32_t MGPCR2; /**< Master General Purpose Control Register, offset: 0xA00 */
mbed_official 146:f64d43ff0c18 1677 uint8_t RESERVED_3[252];
mbed_official 146:f64d43ff0c18 1678 __IO uint32_t MGPCR3; /**< Master General Purpose Control Register, offset: 0xB00 */
mbed_official 146:f64d43ff0c18 1679 uint8_t RESERVED_4[252];
mbed_official 146:f64d43ff0c18 1680 __IO uint32_t MGPCR4; /**< Master General Purpose Control Register, offset: 0xC00 */
mbed_official 146:f64d43ff0c18 1681 uint8_t RESERVED_5[252];
mbed_official 146:f64d43ff0c18 1682 __IO uint32_t MGPCR5; /**< Master General Purpose Control Register, offset: 0xD00 */
mbed_official 146:f64d43ff0c18 1683 } AXBS_Type, *AXBS_MemMapPtr;
mbed_official 146:f64d43ff0c18 1684
mbed_official 146:f64d43ff0c18 1685 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 1686 -- AXBS - Register accessor macros
mbed_official 146:f64d43ff0c18 1687 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 1688
mbed_official 146:f64d43ff0c18 1689 /*!
mbed_official 146:f64d43ff0c18 1690 * @addtogroup AXBS_Register_Accessor_Macros AXBS - Register accessor macros
mbed_official 146:f64d43ff0c18 1691 * @{
mbed_official 146:f64d43ff0c18 1692 */
mbed_official 146:f64d43ff0c18 1693
mbed_official 146:f64d43ff0c18 1694
mbed_official 146:f64d43ff0c18 1695 /* AXBS - Register accessors */
mbed_official 146:f64d43ff0c18 1696 #define AXBS_PRS_REG(base,index) ((base)->SLAVE[index].PRS)
mbed_official 146:f64d43ff0c18 1697 #define AXBS_CRS_REG(base,index) ((base)->SLAVE[index].CRS)
mbed_official 146:f64d43ff0c18 1698 #define AXBS_MGPCR0_REG(base) ((base)->MGPCR0)
mbed_official 146:f64d43ff0c18 1699 #define AXBS_MGPCR1_REG(base) ((base)->MGPCR1)
mbed_official 146:f64d43ff0c18 1700 #define AXBS_MGPCR2_REG(base) ((base)->MGPCR2)
mbed_official 146:f64d43ff0c18 1701 #define AXBS_MGPCR3_REG(base) ((base)->MGPCR3)
mbed_official 146:f64d43ff0c18 1702 #define AXBS_MGPCR4_REG(base) ((base)->MGPCR4)
mbed_official 146:f64d43ff0c18 1703 #define AXBS_MGPCR5_REG(base) ((base)->MGPCR5)
mbed_official 146:f64d43ff0c18 1704
mbed_official 146:f64d43ff0c18 1705 /*!
mbed_official 146:f64d43ff0c18 1706 * @}
mbed_official 146:f64d43ff0c18 1707 */ /* end of group AXBS_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 1708
mbed_official 146:f64d43ff0c18 1709
mbed_official 146:f64d43ff0c18 1710 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 1711 -- AXBS Register Masks
mbed_official 146:f64d43ff0c18 1712 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 1713
mbed_official 146:f64d43ff0c18 1714 /*!
mbed_official 146:f64d43ff0c18 1715 * @addtogroup AXBS_Register_Masks AXBS Register Masks
mbed_official 146:f64d43ff0c18 1716 * @{
mbed_official 146:f64d43ff0c18 1717 */
mbed_official 146:f64d43ff0c18 1718
mbed_official 146:f64d43ff0c18 1719 /* PRS Bit Fields */
mbed_official 146:f64d43ff0c18 1720 #define AXBS_PRS_M0_MASK 0x7u
mbed_official 146:f64d43ff0c18 1721 #define AXBS_PRS_M0_SHIFT 0
mbed_official 146:f64d43ff0c18 1722 #define AXBS_PRS_M0(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M0_SHIFT))&AXBS_PRS_M0_MASK)
mbed_official 146:f64d43ff0c18 1723 #define AXBS_PRS_M1_MASK 0x70u
mbed_official 146:f64d43ff0c18 1724 #define AXBS_PRS_M1_SHIFT 4
mbed_official 146:f64d43ff0c18 1725 #define AXBS_PRS_M1(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M1_SHIFT))&AXBS_PRS_M1_MASK)
mbed_official 146:f64d43ff0c18 1726 #define AXBS_PRS_M2_MASK 0x700u
mbed_official 146:f64d43ff0c18 1727 #define AXBS_PRS_M2_SHIFT 8
mbed_official 146:f64d43ff0c18 1728 #define AXBS_PRS_M2(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M2_SHIFT))&AXBS_PRS_M2_MASK)
mbed_official 146:f64d43ff0c18 1729 #define AXBS_PRS_M3_MASK 0x7000u
mbed_official 146:f64d43ff0c18 1730 #define AXBS_PRS_M3_SHIFT 12
mbed_official 146:f64d43ff0c18 1731 #define AXBS_PRS_M3(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M3_SHIFT))&AXBS_PRS_M3_MASK)
mbed_official 146:f64d43ff0c18 1732 #define AXBS_PRS_M4_MASK 0x70000u
mbed_official 146:f64d43ff0c18 1733 #define AXBS_PRS_M4_SHIFT 16
mbed_official 146:f64d43ff0c18 1734 #define AXBS_PRS_M4(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M4_SHIFT))&AXBS_PRS_M4_MASK)
mbed_official 146:f64d43ff0c18 1735 #define AXBS_PRS_M5_MASK 0x700000u
mbed_official 146:f64d43ff0c18 1736 #define AXBS_PRS_M5_SHIFT 20
mbed_official 146:f64d43ff0c18 1737 #define AXBS_PRS_M5(x) (((uint32_t)(((uint32_t)(x))<<AXBS_PRS_M5_SHIFT))&AXBS_PRS_M5_MASK)
mbed_official 146:f64d43ff0c18 1738 /* CRS Bit Fields */
mbed_official 146:f64d43ff0c18 1739 #define AXBS_CRS_PARK_MASK 0x7u
mbed_official 146:f64d43ff0c18 1740 #define AXBS_CRS_PARK_SHIFT 0
mbed_official 146:f64d43ff0c18 1741 #define AXBS_CRS_PARK(x) (((uint32_t)(((uint32_t)(x))<<AXBS_CRS_PARK_SHIFT))&AXBS_CRS_PARK_MASK)
mbed_official 146:f64d43ff0c18 1742 #define AXBS_CRS_PCTL_MASK 0x30u
mbed_official 146:f64d43ff0c18 1743 #define AXBS_CRS_PCTL_SHIFT 4
mbed_official 146:f64d43ff0c18 1744 #define AXBS_CRS_PCTL(x) (((uint32_t)(((uint32_t)(x))<<AXBS_CRS_PCTL_SHIFT))&AXBS_CRS_PCTL_MASK)
mbed_official 146:f64d43ff0c18 1745 #define AXBS_CRS_ARB_MASK 0x300u
mbed_official 146:f64d43ff0c18 1746 #define AXBS_CRS_ARB_SHIFT 8
mbed_official 146:f64d43ff0c18 1747 #define AXBS_CRS_ARB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_CRS_ARB_SHIFT))&AXBS_CRS_ARB_MASK)
mbed_official 146:f64d43ff0c18 1748 #define AXBS_CRS_HLP_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1749 #define AXBS_CRS_HLP_SHIFT 30
mbed_official 146:f64d43ff0c18 1750 #define AXBS_CRS_RO_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 1751 #define AXBS_CRS_RO_SHIFT 31
mbed_official 146:f64d43ff0c18 1752 /* MGPCR0 Bit Fields */
mbed_official 146:f64d43ff0c18 1753 #define AXBS_MGPCR0_AULB_MASK 0x7u
mbed_official 146:f64d43ff0c18 1754 #define AXBS_MGPCR0_AULB_SHIFT 0
mbed_official 146:f64d43ff0c18 1755 #define AXBS_MGPCR0_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR0_AULB_SHIFT))&AXBS_MGPCR0_AULB_MASK)
mbed_official 146:f64d43ff0c18 1756 /* MGPCR1 Bit Fields */
mbed_official 146:f64d43ff0c18 1757 #define AXBS_MGPCR1_AULB_MASK 0x7u
mbed_official 146:f64d43ff0c18 1758 #define AXBS_MGPCR1_AULB_SHIFT 0
mbed_official 146:f64d43ff0c18 1759 #define AXBS_MGPCR1_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR1_AULB_SHIFT))&AXBS_MGPCR1_AULB_MASK)
mbed_official 146:f64d43ff0c18 1760 /* MGPCR2 Bit Fields */
mbed_official 146:f64d43ff0c18 1761 #define AXBS_MGPCR2_AULB_MASK 0x7u
mbed_official 146:f64d43ff0c18 1762 #define AXBS_MGPCR2_AULB_SHIFT 0
mbed_official 146:f64d43ff0c18 1763 #define AXBS_MGPCR2_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR2_AULB_SHIFT))&AXBS_MGPCR2_AULB_MASK)
mbed_official 146:f64d43ff0c18 1764 /* MGPCR3 Bit Fields */
mbed_official 146:f64d43ff0c18 1765 #define AXBS_MGPCR3_AULB_MASK 0x7u
mbed_official 146:f64d43ff0c18 1766 #define AXBS_MGPCR3_AULB_SHIFT 0
mbed_official 146:f64d43ff0c18 1767 #define AXBS_MGPCR3_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR3_AULB_SHIFT))&AXBS_MGPCR3_AULB_MASK)
mbed_official 146:f64d43ff0c18 1768 /* MGPCR4 Bit Fields */
mbed_official 146:f64d43ff0c18 1769 #define AXBS_MGPCR4_AULB_MASK 0x7u
mbed_official 146:f64d43ff0c18 1770 #define AXBS_MGPCR4_AULB_SHIFT 0
mbed_official 146:f64d43ff0c18 1771 #define AXBS_MGPCR4_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR4_AULB_SHIFT))&AXBS_MGPCR4_AULB_MASK)
mbed_official 146:f64d43ff0c18 1772 /* MGPCR5 Bit Fields */
mbed_official 146:f64d43ff0c18 1773 #define AXBS_MGPCR5_AULB_MASK 0x7u
mbed_official 146:f64d43ff0c18 1774 #define AXBS_MGPCR5_AULB_SHIFT 0
mbed_official 146:f64d43ff0c18 1775 #define AXBS_MGPCR5_AULB(x) (((uint32_t)(((uint32_t)(x))<<AXBS_MGPCR5_AULB_SHIFT))&AXBS_MGPCR5_AULB_MASK)
mbed_official 146:f64d43ff0c18 1776
mbed_official 146:f64d43ff0c18 1777 /*!
mbed_official 146:f64d43ff0c18 1778 * @}
mbed_official 146:f64d43ff0c18 1779 */ /* end of group AXBS_Register_Masks */
mbed_official 146:f64d43ff0c18 1780
mbed_official 146:f64d43ff0c18 1781
mbed_official 146:f64d43ff0c18 1782 /* AXBS - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 1783 /** Peripheral AXBS base address */
mbed_official 146:f64d43ff0c18 1784 #define AXBS_BASE (0x40004000u)
mbed_official 146:f64d43ff0c18 1785 /** Peripheral AXBS base pointer */
mbed_official 146:f64d43ff0c18 1786 #define AXBS ((AXBS_Type *)AXBS_BASE)
mbed_official 146:f64d43ff0c18 1787 #define AXBS_BASE_PTR (AXBS)
mbed_official 324:406fd2029f23 1788 /** Array initializer of AXBS peripheral base addresses */
mbed_official 324:406fd2029f23 1789 #define AXBS_BASE_ADDRS { AXBS_BASE }
mbed_official 146:f64d43ff0c18 1790 /** Array initializer of AXBS peripheral base pointers */
mbed_official 324:406fd2029f23 1791 #define AXBS_BASE_PTRS { AXBS }
mbed_official 146:f64d43ff0c18 1792
mbed_official 146:f64d43ff0c18 1793 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 1794 -- AXBS - Register accessor macros
mbed_official 146:f64d43ff0c18 1795 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 1796
mbed_official 146:f64d43ff0c18 1797 /*!
mbed_official 146:f64d43ff0c18 1798 * @addtogroup AXBS_Register_Accessor_Macros AXBS - Register accessor macros
mbed_official 146:f64d43ff0c18 1799 * @{
mbed_official 146:f64d43ff0c18 1800 */
mbed_official 146:f64d43ff0c18 1801
mbed_official 146:f64d43ff0c18 1802
mbed_official 146:f64d43ff0c18 1803 /* AXBS - Register instance definitions */
mbed_official 146:f64d43ff0c18 1804 /* AXBS */
mbed_official 146:f64d43ff0c18 1805 #define AXBS_PRS0 AXBS_PRS_REG(AXBS,0)
mbed_official 146:f64d43ff0c18 1806 #define AXBS_CRS0 AXBS_CRS_REG(AXBS,0)
mbed_official 146:f64d43ff0c18 1807 #define AXBS_PRS1 AXBS_PRS_REG(AXBS,1)
mbed_official 146:f64d43ff0c18 1808 #define AXBS_CRS1 AXBS_CRS_REG(AXBS,1)
mbed_official 146:f64d43ff0c18 1809 #define AXBS_PRS2 AXBS_PRS_REG(AXBS,2)
mbed_official 146:f64d43ff0c18 1810 #define AXBS_CRS2 AXBS_CRS_REG(AXBS,2)
mbed_official 146:f64d43ff0c18 1811 #define AXBS_PRS3 AXBS_PRS_REG(AXBS,3)
mbed_official 146:f64d43ff0c18 1812 #define AXBS_CRS3 AXBS_CRS_REG(AXBS,3)
mbed_official 146:f64d43ff0c18 1813 #define AXBS_PRS4 AXBS_PRS_REG(AXBS,4)
mbed_official 146:f64d43ff0c18 1814 #define AXBS_CRS4 AXBS_CRS_REG(AXBS,4)
mbed_official 146:f64d43ff0c18 1815 #define AXBS_MGPCR0 AXBS_MGPCR0_REG(AXBS)
mbed_official 146:f64d43ff0c18 1816 #define AXBS_MGPCR1 AXBS_MGPCR1_REG(AXBS)
mbed_official 146:f64d43ff0c18 1817 #define AXBS_MGPCR2 AXBS_MGPCR2_REG(AXBS)
mbed_official 146:f64d43ff0c18 1818 #define AXBS_MGPCR3 AXBS_MGPCR3_REG(AXBS)
mbed_official 146:f64d43ff0c18 1819 #define AXBS_MGPCR4 AXBS_MGPCR4_REG(AXBS)
mbed_official 146:f64d43ff0c18 1820 #define AXBS_MGPCR5 AXBS_MGPCR5_REG(AXBS)
mbed_official 146:f64d43ff0c18 1821
mbed_official 146:f64d43ff0c18 1822 /* AXBS - Register array accessors */
mbed_official 146:f64d43ff0c18 1823 #define AXBS_PRS(index) AXBS_PRS_REG(AXBS,index)
mbed_official 146:f64d43ff0c18 1824 #define AXBS_CRS(index) AXBS_CRS_REG(AXBS,index)
mbed_official 146:f64d43ff0c18 1825
mbed_official 146:f64d43ff0c18 1826 /*!
mbed_official 146:f64d43ff0c18 1827 * @}
mbed_official 146:f64d43ff0c18 1828 */ /* end of group AXBS_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 1829
mbed_official 146:f64d43ff0c18 1830
mbed_official 146:f64d43ff0c18 1831 /*!
mbed_official 146:f64d43ff0c18 1832 * @}
mbed_official 146:f64d43ff0c18 1833 */ /* end of group AXBS_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 1834
mbed_official 146:f64d43ff0c18 1835
mbed_official 146:f64d43ff0c18 1836 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 1837 -- CAN Peripheral Access Layer
mbed_official 146:f64d43ff0c18 1838 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 1839
mbed_official 146:f64d43ff0c18 1840 /*!
mbed_official 146:f64d43ff0c18 1841 * @addtogroup CAN_Peripheral_Access_Layer CAN Peripheral Access Layer
mbed_official 146:f64d43ff0c18 1842 * @{
mbed_official 146:f64d43ff0c18 1843 */
mbed_official 146:f64d43ff0c18 1844
mbed_official 146:f64d43ff0c18 1845 /** CAN - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 1846 typedef struct {
mbed_official 146:f64d43ff0c18 1847 __IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 1848 __IO uint32_t CTRL1; /**< Control 1 register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 1849 __IO uint32_t TIMER; /**< Free Running Timer, offset: 0x8 */
mbed_official 146:f64d43ff0c18 1850 uint8_t RESERVED_0[4];
mbed_official 146:f64d43ff0c18 1851 __IO uint32_t RXMGMASK; /**< Rx Mailboxes Global Mask Register, offset: 0x10 */
mbed_official 146:f64d43ff0c18 1852 __IO uint32_t RX14MASK; /**< Rx 14 Mask register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 1853 __IO uint32_t RX15MASK; /**< Rx 15 Mask register, offset: 0x18 */
mbed_official 146:f64d43ff0c18 1854 __IO uint32_t ECR; /**< Error Counter, offset: 0x1C */
mbed_official 146:f64d43ff0c18 1855 __IO uint32_t ESR1; /**< Error and Status 1 register, offset: 0x20 */
mbed_official 146:f64d43ff0c18 1856 uint8_t RESERVED_1[4];
mbed_official 146:f64d43ff0c18 1857 __IO uint32_t IMASK1; /**< Interrupt Masks 1 register, offset: 0x28 */
mbed_official 146:f64d43ff0c18 1858 uint8_t RESERVED_2[4];
mbed_official 146:f64d43ff0c18 1859 __IO uint32_t IFLAG1; /**< Interrupt Flags 1 register, offset: 0x30 */
mbed_official 146:f64d43ff0c18 1860 __IO uint32_t CTRL2; /**< Control 2 register, offset: 0x34 */
mbed_official 146:f64d43ff0c18 1861 __I uint32_t ESR2; /**< Error and Status 2 register, offset: 0x38 */
mbed_official 146:f64d43ff0c18 1862 uint8_t RESERVED_3[8];
mbed_official 146:f64d43ff0c18 1863 __I uint32_t CRCR; /**< CRC Register, offset: 0x44 */
mbed_official 146:f64d43ff0c18 1864 __IO uint32_t RXFGMASK; /**< Rx FIFO Global Mask register, offset: 0x48 */
mbed_official 146:f64d43ff0c18 1865 __I uint32_t RXFIR; /**< Rx FIFO Information Register, offset: 0x4C */
mbed_official 146:f64d43ff0c18 1866 uint8_t RESERVED_4[48];
mbed_official 146:f64d43ff0c18 1867 struct { /* offset: 0x80, array step: 0x10 */
mbed_official 146:f64d43ff0c18 1868 __IO uint32_t CS; /**< Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 */
mbed_official 146:f64d43ff0c18 1869 __IO uint32_t ID; /**< Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 */
mbed_official 146:f64d43ff0c18 1870 __IO uint32_t WORD0; /**< Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 */
mbed_official 146:f64d43ff0c18 1871 __IO uint32_t WORD1; /**< Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 */
mbed_official 146:f64d43ff0c18 1872 } MB[16];
mbed_official 146:f64d43ff0c18 1873 uint8_t RESERVED_5[1792];
mbed_official 146:f64d43ff0c18 1874 __IO uint32_t RXIMR[16]; /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */
mbed_official 146:f64d43ff0c18 1875 } CAN_Type, *CAN_MemMapPtr;
mbed_official 146:f64d43ff0c18 1876
mbed_official 146:f64d43ff0c18 1877 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 1878 -- CAN - Register accessor macros
mbed_official 146:f64d43ff0c18 1879 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 1880
mbed_official 146:f64d43ff0c18 1881 /*!
mbed_official 146:f64d43ff0c18 1882 * @addtogroup CAN_Register_Accessor_Macros CAN - Register accessor macros
mbed_official 146:f64d43ff0c18 1883 * @{
mbed_official 146:f64d43ff0c18 1884 */
mbed_official 146:f64d43ff0c18 1885
mbed_official 146:f64d43ff0c18 1886
mbed_official 146:f64d43ff0c18 1887 /* CAN - Register accessors */
mbed_official 146:f64d43ff0c18 1888 #define CAN_MCR_REG(base) ((base)->MCR)
mbed_official 146:f64d43ff0c18 1889 #define CAN_CTRL1_REG(base) ((base)->CTRL1)
mbed_official 146:f64d43ff0c18 1890 #define CAN_TIMER_REG(base) ((base)->TIMER)
mbed_official 146:f64d43ff0c18 1891 #define CAN_RXMGMASK_REG(base) ((base)->RXMGMASK)
mbed_official 146:f64d43ff0c18 1892 #define CAN_RX14MASK_REG(base) ((base)->RX14MASK)
mbed_official 146:f64d43ff0c18 1893 #define CAN_RX15MASK_REG(base) ((base)->RX15MASK)
mbed_official 146:f64d43ff0c18 1894 #define CAN_ECR_REG(base) ((base)->ECR)
mbed_official 146:f64d43ff0c18 1895 #define CAN_ESR1_REG(base) ((base)->ESR1)
mbed_official 146:f64d43ff0c18 1896 #define CAN_IMASK1_REG(base) ((base)->IMASK1)
mbed_official 146:f64d43ff0c18 1897 #define CAN_IFLAG1_REG(base) ((base)->IFLAG1)
mbed_official 146:f64d43ff0c18 1898 #define CAN_CTRL2_REG(base) ((base)->CTRL2)
mbed_official 146:f64d43ff0c18 1899 #define CAN_ESR2_REG(base) ((base)->ESR2)
mbed_official 146:f64d43ff0c18 1900 #define CAN_CRCR_REG(base) ((base)->CRCR)
mbed_official 146:f64d43ff0c18 1901 #define CAN_RXFGMASK_REG(base) ((base)->RXFGMASK)
mbed_official 146:f64d43ff0c18 1902 #define CAN_RXFIR_REG(base) ((base)->RXFIR)
mbed_official 146:f64d43ff0c18 1903 #define CAN_CS_REG(base,index) ((base)->MB[index].CS)
mbed_official 146:f64d43ff0c18 1904 #define CAN_ID_REG(base,index) ((base)->MB[index].ID)
mbed_official 146:f64d43ff0c18 1905 #define CAN_WORD0_REG(base,index) ((base)->MB[index].WORD0)
mbed_official 146:f64d43ff0c18 1906 #define CAN_WORD1_REG(base,index) ((base)->MB[index].WORD1)
mbed_official 146:f64d43ff0c18 1907 #define CAN_RXIMR_REG(base,index) ((base)->RXIMR[index])
mbed_official 146:f64d43ff0c18 1908
mbed_official 146:f64d43ff0c18 1909 /*!
mbed_official 146:f64d43ff0c18 1910 * @}
mbed_official 146:f64d43ff0c18 1911 */ /* end of group CAN_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 1912
mbed_official 146:f64d43ff0c18 1913
mbed_official 146:f64d43ff0c18 1914 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 1915 -- CAN Register Masks
mbed_official 146:f64d43ff0c18 1916 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 1917
mbed_official 146:f64d43ff0c18 1918 /*!
mbed_official 146:f64d43ff0c18 1919 * @addtogroup CAN_Register_Masks CAN Register Masks
mbed_official 146:f64d43ff0c18 1920 * @{
mbed_official 146:f64d43ff0c18 1921 */
mbed_official 146:f64d43ff0c18 1922
mbed_official 146:f64d43ff0c18 1923 /* MCR Bit Fields */
mbed_official 146:f64d43ff0c18 1924 #define CAN_MCR_MAXMB_MASK 0x7Fu
mbed_official 146:f64d43ff0c18 1925 #define CAN_MCR_MAXMB_SHIFT 0
mbed_official 146:f64d43ff0c18 1926 #define CAN_MCR_MAXMB(x) (((uint32_t)(((uint32_t)(x))<<CAN_MCR_MAXMB_SHIFT))&CAN_MCR_MAXMB_MASK)
mbed_official 146:f64d43ff0c18 1927 #define CAN_MCR_IDAM_MASK 0x300u
mbed_official 146:f64d43ff0c18 1928 #define CAN_MCR_IDAM_SHIFT 8
mbed_official 146:f64d43ff0c18 1929 #define CAN_MCR_IDAM(x) (((uint32_t)(((uint32_t)(x))<<CAN_MCR_IDAM_SHIFT))&CAN_MCR_IDAM_MASK)
mbed_official 146:f64d43ff0c18 1930 #define CAN_MCR_AEN_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1931 #define CAN_MCR_AEN_SHIFT 12
mbed_official 146:f64d43ff0c18 1932 #define CAN_MCR_LPRIOEN_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1933 #define CAN_MCR_LPRIOEN_SHIFT 13
mbed_official 146:f64d43ff0c18 1934 #define CAN_MCR_IRMQ_MASK 0x10000u
mbed_official 146:f64d43ff0c18 1935 #define CAN_MCR_IRMQ_SHIFT 16
mbed_official 146:f64d43ff0c18 1936 #define CAN_MCR_SRXDIS_MASK 0x20000u
mbed_official 146:f64d43ff0c18 1937 #define CAN_MCR_SRXDIS_SHIFT 17
mbed_official 146:f64d43ff0c18 1938 #define CAN_MCR_WAKSRC_MASK 0x80000u
mbed_official 146:f64d43ff0c18 1939 #define CAN_MCR_WAKSRC_SHIFT 19
mbed_official 146:f64d43ff0c18 1940 #define CAN_MCR_LPMACK_MASK 0x100000u
mbed_official 146:f64d43ff0c18 1941 #define CAN_MCR_LPMACK_SHIFT 20
mbed_official 146:f64d43ff0c18 1942 #define CAN_MCR_WRNEN_MASK 0x200000u
mbed_official 146:f64d43ff0c18 1943 #define CAN_MCR_WRNEN_SHIFT 21
mbed_official 146:f64d43ff0c18 1944 #define CAN_MCR_SLFWAK_MASK 0x400000u
mbed_official 146:f64d43ff0c18 1945 #define CAN_MCR_SLFWAK_SHIFT 22
mbed_official 146:f64d43ff0c18 1946 #define CAN_MCR_SUPV_MASK 0x800000u
mbed_official 146:f64d43ff0c18 1947 #define CAN_MCR_SUPV_SHIFT 23
mbed_official 146:f64d43ff0c18 1948 #define CAN_MCR_FRZACK_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 1949 #define CAN_MCR_FRZACK_SHIFT 24
mbed_official 146:f64d43ff0c18 1950 #define CAN_MCR_SOFTRST_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 1951 #define CAN_MCR_SOFTRST_SHIFT 25
mbed_official 146:f64d43ff0c18 1952 #define CAN_MCR_WAKMSK_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 1953 #define CAN_MCR_WAKMSK_SHIFT 26
mbed_official 146:f64d43ff0c18 1954 #define CAN_MCR_NOTRDY_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 1955 #define CAN_MCR_NOTRDY_SHIFT 27
mbed_official 146:f64d43ff0c18 1956 #define CAN_MCR_HALT_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 1957 #define CAN_MCR_HALT_SHIFT 28
mbed_official 146:f64d43ff0c18 1958 #define CAN_MCR_RFEN_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 1959 #define CAN_MCR_RFEN_SHIFT 29
mbed_official 146:f64d43ff0c18 1960 #define CAN_MCR_FRZ_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 1961 #define CAN_MCR_FRZ_SHIFT 30
mbed_official 146:f64d43ff0c18 1962 #define CAN_MCR_MDIS_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 1963 #define CAN_MCR_MDIS_SHIFT 31
mbed_official 146:f64d43ff0c18 1964 /* CTRL1 Bit Fields */
mbed_official 146:f64d43ff0c18 1965 #define CAN_CTRL1_PROPSEG_MASK 0x7u
mbed_official 146:f64d43ff0c18 1966 #define CAN_CTRL1_PROPSEG_SHIFT 0
mbed_official 146:f64d43ff0c18 1967 #define CAN_CTRL1_PROPSEG(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PROPSEG_SHIFT))&CAN_CTRL1_PROPSEG_MASK)
mbed_official 146:f64d43ff0c18 1968 #define CAN_CTRL1_LOM_MASK 0x8u
mbed_official 146:f64d43ff0c18 1969 #define CAN_CTRL1_LOM_SHIFT 3
mbed_official 146:f64d43ff0c18 1970 #define CAN_CTRL1_LBUF_MASK 0x10u
mbed_official 146:f64d43ff0c18 1971 #define CAN_CTRL1_LBUF_SHIFT 4
mbed_official 146:f64d43ff0c18 1972 #define CAN_CTRL1_TSYN_MASK 0x20u
mbed_official 146:f64d43ff0c18 1973 #define CAN_CTRL1_TSYN_SHIFT 5
mbed_official 146:f64d43ff0c18 1974 #define CAN_CTRL1_BOFFREC_MASK 0x40u
mbed_official 146:f64d43ff0c18 1975 #define CAN_CTRL1_BOFFREC_SHIFT 6
mbed_official 146:f64d43ff0c18 1976 #define CAN_CTRL1_SMP_MASK 0x80u
mbed_official 146:f64d43ff0c18 1977 #define CAN_CTRL1_SMP_SHIFT 7
mbed_official 146:f64d43ff0c18 1978 #define CAN_CTRL1_RWRNMSK_MASK 0x400u
mbed_official 146:f64d43ff0c18 1979 #define CAN_CTRL1_RWRNMSK_SHIFT 10
mbed_official 146:f64d43ff0c18 1980 #define CAN_CTRL1_TWRNMSK_MASK 0x800u
mbed_official 146:f64d43ff0c18 1981 #define CAN_CTRL1_TWRNMSK_SHIFT 11
mbed_official 146:f64d43ff0c18 1982 #define CAN_CTRL1_LPB_MASK 0x1000u
mbed_official 146:f64d43ff0c18 1983 #define CAN_CTRL1_LPB_SHIFT 12
mbed_official 146:f64d43ff0c18 1984 #define CAN_CTRL1_CLKSRC_MASK 0x2000u
mbed_official 146:f64d43ff0c18 1985 #define CAN_CTRL1_CLKSRC_SHIFT 13
mbed_official 146:f64d43ff0c18 1986 #define CAN_CTRL1_ERRMSK_MASK 0x4000u
mbed_official 146:f64d43ff0c18 1987 #define CAN_CTRL1_ERRMSK_SHIFT 14
mbed_official 146:f64d43ff0c18 1988 #define CAN_CTRL1_BOFFMSK_MASK 0x8000u
mbed_official 146:f64d43ff0c18 1989 #define CAN_CTRL1_BOFFMSK_SHIFT 15
mbed_official 146:f64d43ff0c18 1990 #define CAN_CTRL1_PSEG2_MASK 0x70000u
mbed_official 146:f64d43ff0c18 1991 #define CAN_CTRL1_PSEG2_SHIFT 16
mbed_official 146:f64d43ff0c18 1992 #define CAN_CTRL1_PSEG2(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PSEG2_SHIFT))&CAN_CTRL1_PSEG2_MASK)
mbed_official 146:f64d43ff0c18 1993 #define CAN_CTRL1_PSEG1_MASK 0x380000u
mbed_official 146:f64d43ff0c18 1994 #define CAN_CTRL1_PSEG1_SHIFT 19
mbed_official 146:f64d43ff0c18 1995 #define CAN_CTRL1_PSEG1(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PSEG1_SHIFT))&CAN_CTRL1_PSEG1_MASK)
mbed_official 146:f64d43ff0c18 1996 #define CAN_CTRL1_RJW_MASK 0xC00000u
mbed_official 146:f64d43ff0c18 1997 #define CAN_CTRL1_RJW_SHIFT 22
mbed_official 146:f64d43ff0c18 1998 #define CAN_CTRL1_RJW(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_RJW_SHIFT))&CAN_CTRL1_RJW_MASK)
mbed_official 146:f64d43ff0c18 1999 #define CAN_CTRL1_PRESDIV_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 2000 #define CAN_CTRL1_PRESDIV_SHIFT 24
mbed_official 146:f64d43ff0c18 2001 #define CAN_CTRL1_PRESDIV(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PRESDIV_SHIFT))&CAN_CTRL1_PRESDIV_MASK)
mbed_official 146:f64d43ff0c18 2002 /* TIMER Bit Fields */
mbed_official 146:f64d43ff0c18 2003 #define CAN_TIMER_TIMER_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 2004 #define CAN_TIMER_TIMER_SHIFT 0
mbed_official 146:f64d43ff0c18 2005 #define CAN_TIMER_TIMER(x) (((uint32_t)(((uint32_t)(x))<<CAN_TIMER_TIMER_SHIFT))&CAN_TIMER_TIMER_MASK)
mbed_official 146:f64d43ff0c18 2006 /* RXMGMASK Bit Fields */
mbed_official 146:f64d43ff0c18 2007 #define CAN_RXMGMASK_MG_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 2008 #define CAN_RXMGMASK_MG_SHIFT 0
mbed_official 146:f64d43ff0c18 2009 #define CAN_RXMGMASK_MG(x) (((uint32_t)(((uint32_t)(x))<<CAN_RXMGMASK_MG_SHIFT))&CAN_RXMGMASK_MG_MASK)
mbed_official 146:f64d43ff0c18 2010 /* RX14MASK Bit Fields */
mbed_official 146:f64d43ff0c18 2011 #define CAN_RX14MASK_RX14M_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 2012 #define CAN_RX14MASK_RX14M_SHIFT 0
mbed_official 146:f64d43ff0c18 2013 #define CAN_RX14MASK_RX14M(x) (((uint32_t)(((uint32_t)(x))<<CAN_RX14MASK_RX14M_SHIFT))&CAN_RX14MASK_RX14M_MASK)
mbed_official 146:f64d43ff0c18 2014 /* RX15MASK Bit Fields */
mbed_official 146:f64d43ff0c18 2015 #define CAN_RX15MASK_RX15M_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 2016 #define CAN_RX15MASK_RX15M_SHIFT 0
mbed_official 146:f64d43ff0c18 2017 #define CAN_RX15MASK_RX15M(x) (((uint32_t)(((uint32_t)(x))<<CAN_RX15MASK_RX15M_SHIFT))&CAN_RX15MASK_RX15M_MASK)
mbed_official 146:f64d43ff0c18 2018 /* ECR Bit Fields */
mbed_official 146:f64d43ff0c18 2019 #define CAN_ECR_TXERRCNT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 2020 #define CAN_ECR_TXERRCNT_SHIFT 0
mbed_official 146:f64d43ff0c18 2021 #define CAN_ECR_TXERRCNT(x) (((uint32_t)(((uint32_t)(x))<<CAN_ECR_TXERRCNT_SHIFT))&CAN_ECR_TXERRCNT_MASK)
mbed_official 146:f64d43ff0c18 2022 #define CAN_ECR_RXERRCNT_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 2023 #define CAN_ECR_RXERRCNT_SHIFT 8
mbed_official 146:f64d43ff0c18 2024 #define CAN_ECR_RXERRCNT(x) (((uint32_t)(((uint32_t)(x))<<CAN_ECR_RXERRCNT_SHIFT))&CAN_ECR_RXERRCNT_MASK)
mbed_official 146:f64d43ff0c18 2025 /* ESR1 Bit Fields */
mbed_official 146:f64d43ff0c18 2026 #define CAN_ESR1_WAKINT_MASK 0x1u
mbed_official 146:f64d43ff0c18 2027 #define CAN_ESR1_WAKINT_SHIFT 0
mbed_official 146:f64d43ff0c18 2028 #define CAN_ESR1_ERRINT_MASK 0x2u
mbed_official 146:f64d43ff0c18 2029 #define CAN_ESR1_ERRINT_SHIFT 1
mbed_official 146:f64d43ff0c18 2030 #define CAN_ESR1_BOFFINT_MASK 0x4u
mbed_official 146:f64d43ff0c18 2031 #define CAN_ESR1_BOFFINT_SHIFT 2
mbed_official 146:f64d43ff0c18 2032 #define CAN_ESR1_RX_MASK 0x8u
mbed_official 146:f64d43ff0c18 2033 #define CAN_ESR1_RX_SHIFT 3
mbed_official 146:f64d43ff0c18 2034 #define CAN_ESR1_FLTCONF_MASK 0x30u
mbed_official 146:f64d43ff0c18 2035 #define CAN_ESR1_FLTCONF_SHIFT 4
mbed_official 146:f64d43ff0c18 2036 #define CAN_ESR1_FLTCONF(x) (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_FLTCONF_SHIFT))&CAN_ESR1_FLTCONF_MASK)
mbed_official 146:f64d43ff0c18 2037 #define CAN_ESR1_TX_MASK 0x40u
mbed_official 146:f64d43ff0c18 2038 #define CAN_ESR1_TX_SHIFT 6
mbed_official 146:f64d43ff0c18 2039 #define CAN_ESR1_IDLE_MASK 0x80u
mbed_official 146:f64d43ff0c18 2040 #define CAN_ESR1_IDLE_SHIFT 7
mbed_official 146:f64d43ff0c18 2041 #define CAN_ESR1_RXWRN_MASK 0x100u
mbed_official 146:f64d43ff0c18 2042 #define CAN_ESR1_RXWRN_SHIFT 8
mbed_official 146:f64d43ff0c18 2043 #define CAN_ESR1_TXWRN_MASK 0x200u
mbed_official 146:f64d43ff0c18 2044 #define CAN_ESR1_TXWRN_SHIFT 9
mbed_official 146:f64d43ff0c18 2045 #define CAN_ESR1_STFERR_MASK 0x400u
mbed_official 146:f64d43ff0c18 2046 #define CAN_ESR1_STFERR_SHIFT 10
mbed_official 146:f64d43ff0c18 2047 #define CAN_ESR1_FRMERR_MASK 0x800u
mbed_official 146:f64d43ff0c18 2048 #define CAN_ESR1_FRMERR_SHIFT 11
mbed_official 146:f64d43ff0c18 2049 #define CAN_ESR1_CRCERR_MASK 0x1000u
mbed_official 146:f64d43ff0c18 2050 #define CAN_ESR1_CRCERR_SHIFT 12
mbed_official 146:f64d43ff0c18 2051 #define CAN_ESR1_ACKERR_MASK 0x2000u
mbed_official 146:f64d43ff0c18 2052 #define CAN_ESR1_ACKERR_SHIFT 13
mbed_official 146:f64d43ff0c18 2053 #define CAN_ESR1_BIT0ERR_MASK 0x4000u
mbed_official 146:f64d43ff0c18 2054 #define CAN_ESR1_BIT0ERR_SHIFT 14
mbed_official 146:f64d43ff0c18 2055 #define CAN_ESR1_BIT1ERR_MASK 0x8000u
mbed_official 146:f64d43ff0c18 2056 #define CAN_ESR1_BIT1ERR_SHIFT 15
mbed_official 146:f64d43ff0c18 2057 #define CAN_ESR1_RWRNINT_MASK 0x10000u
mbed_official 146:f64d43ff0c18 2058 #define CAN_ESR1_RWRNINT_SHIFT 16
mbed_official 146:f64d43ff0c18 2059 #define CAN_ESR1_TWRNINT_MASK 0x20000u
mbed_official 146:f64d43ff0c18 2060 #define CAN_ESR1_TWRNINT_SHIFT 17
mbed_official 146:f64d43ff0c18 2061 #define CAN_ESR1_SYNCH_MASK 0x40000u
mbed_official 146:f64d43ff0c18 2062 #define CAN_ESR1_SYNCH_SHIFT 18
mbed_official 146:f64d43ff0c18 2063 /* IMASK1 Bit Fields */
mbed_official 146:f64d43ff0c18 2064 #define CAN_IMASK1_BUFLM_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 2065 #define CAN_IMASK1_BUFLM_SHIFT 0
mbed_official 146:f64d43ff0c18 2066 #define CAN_IMASK1_BUFLM(x) (((uint32_t)(((uint32_t)(x))<<CAN_IMASK1_BUFLM_SHIFT))&CAN_IMASK1_BUFLM_MASK)
mbed_official 146:f64d43ff0c18 2067 /* IFLAG1 Bit Fields */
mbed_official 146:f64d43ff0c18 2068 #define CAN_IFLAG1_BUF0I_MASK 0x1u
mbed_official 146:f64d43ff0c18 2069 #define CAN_IFLAG1_BUF0I_SHIFT 0
mbed_official 146:f64d43ff0c18 2070 #define CAN_IFLAG1_BUF4TO1I_MASK 0x1Eu
mbed_official 146:f64d43ff0c18 2071 #define CAN_IFLAG1_BUF4TO1I_SHIFT 1
mbed_official 146:f64d43ff0c18 2072 #define CAN_IFLAG1_BUF4TO1I(x) (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF4TO1I_SHIFT))&CAN_IFLAG1_BUF4TO1I_MASK)
mbed_official 146:f64d43ff0c18 2073 #define CAN_IFLAG1_BUF5I_MASK 0x20u
mbed_official 146:f64d43ff0c18 2074 #define CAN_IFLAG1_BUF5I_SHIFT 5
mbed_official 146:f64d43ff0c18 2075 #define CAN_IFLAG1_BUF6I_MASK 0x40u
mbed_official 146:f64d43ff0c18 2076 #define CAN_IFLAG1_BUF6I_SHIFT 6
mbed_official 146:f64d43ff0c18 2077 #define CAN_IFLAG1_BUF7I_MASK 0x80u
mbed_official 146:f64d43ff0c18 2078 #define CAN_IFLAG1_BUF7I_SHIFT 7
mbed_official 146:f64d43ff0c18 2079 #define CAN_IFLAG1_BUF31TO8I_MASK 0xFFFFFF00u
mbed_official 146:f64d43ff0c18 2080 #define CAN_IFLAG1_BUF31TO8I_SHIFT 8
mbed_official 146:f64d43ff0c18 2081 #define CAN_IFLAG1_BUF31TO8I(x) (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF31TO8I_SHIFT))&CAN_IFLAG1_BUF31TO8I_MASK)
mbed_official 146:f64d43ff0c18 2082 /* CTRL2 Bit Fields */
mbed_official 146:f64d43ff0c18 2083 #define CAN_CTRL2_EACEN_MASK 0x10000u
mbed_official 146:f64d43ff0c18 2084 #define CAN_CTRL2_EACEN_SHIFT 16
mbed_official 146:f64d43ff0c18 2085 #define CAN_CTRL2_RRS_MASK 0x20000u
mbed_official 146:f64d43ff0c18 2086 #define CAN_CTRL2_RRS_SHIFT 17
mbed_official 146:f64d43ff0c18 2087 #define CAN_CTRL2_MRP_MASK 0x40000u
mbed_official 146:f64d43ff0c18 2088 #define CAN_CTRL2_MRP_SHIFT 18
mbed_official 146:f64d43ff0c18 2089 #define CAN_CTRL2_TASD_MASK 0xF80000u
mbed_official 146:f64d43ff0c18 2090 #define CAN_CTRL2_TASD_SHIFT 19
mbed_official 146:f64d43ff0c18 2091 #define CAN_CTRL2_TASD(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_TASD_SHIFT))&CAN_CTRL2_TASD_MASK)
mbed_official 146:f64d43ff0c18 2092 #define CAN_CTRL2_RFFN_MASK 0xF000000u
mbed_official 146:f64d43ff0c18 2093 #define CAN_CTRL2_RFFN_SHIFT 24
mbed_official 146:f64d43ff0c18 2094 #define CAN_CTRL2_RFFN(x) (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_RFFN_SHIFT))&CAN_CTRL2_RFFN_MASK)
mbed_official 146:f64d43ff0c18 2095 #define CAN_CTRL2_WRMFRZ_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 2096 #define CAN_CTRL2_WRMFRZ_SHIFT 28
mbed_official 146:f64d43ff0c18 2097 /* ESR2 Bit Fields */
mbed_official 146:f64d43ff0c18 2098 #define CAN_ESR2_IMB_MASK 0x2000u
mbed_official 146:f64d43ff0c18 2099 #define CAN_ESR2_IMB_SHIFT 13
mbed_official 146:f64d43ff0c18 2100 #define CAN_ESR2_VPS_MASK 0x4000u
mbed_official 146:f64d43ff0c18 2101 #define CAN_ESR2_VPS_SHIFT 14
mbed_official 146:f64d43ff0c18 2102 #define CAN_ESR2_LPTM_MASK 0x7F0000u
mbed_official 146:f64d43ff0c18 2103 #define CAN_ESR2_LPTM_SHIFT 16
mbed_official 146:f64d43ff0c18 2104 #define CAN_ESR2_LPTM(x) (((uint32_t)(((uint32_t)(x))<<CAN_ESR2_LPTM_SHIFT))&CAN_ESR2_LPTM_MASK)
mbed_official 146:f64d43ff0c18 2105 /* CRCR Bit Fields */
mbed_official 146:f64d43ff0c18 2106 #define CAN_CRCR_TXCRC_MASK 0x7FFFu
mbed_official 146:f64d43ff0c18 2107 #define CAN_CRCR_TXCRC_SHIFT 0
mbed_official 146:f64d43ff0c18 2108 #define CAN_CRCR_TXCRC(x) (((uint32_t)(((uint32_t)(x))<<CAN_CRCR_TXCRC_SHIFT))&CAN_CRCR_TXCRC_MASK)
mbed_official 146:f64d43ff0c18 2109 #define CAN_CRCR_MBCRC_MASK 0x7F0000u
mbed_official 146:f64d43ff0c18 2110 #define CAN_CRCR_MBCRC_SHIFT 16
mbed_official 146:f64d43ff0c18 2111 #define CAN_CRCR_MBCRC(x) (((uint32_t)(((uint32_t)(x))<<CAN_CRCR_MBCRC_SHIFT))&CAN_CRCR_MBCRC_MASK)
mbed_official 146:f64d43ff0c18 2112 /* RXFGMASK Bit Fields */
mbed_official 146:f64d43ff0c18 2113 #define CAN_RXFGMASK_FGM_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 2114 #define CAN_RXFGMASK_FGM_SHIFT 0
mbed_official 146:f64d43ff0c18 2115 #define CAN_RXFGMASK_FGM(x) (((uint32_t)(((uint32_t)(x))<<CAN_RXFGMASK_FGM_SHIFT))&CAN_RXFGMASK_FGM_MASK)
mbed_official 146:f64d43ff0c18 2116 /* RXFIR Bit Fields */
mbed_official 146:f64d43ff0c18 2117 #define CAN_RXFIR_IDHIT_MASK 0x1FFu
mbed_official 146:f64d43ff0c18 2118 #define CAN_RXFIR_IDHIT_SHIFT 0
mbed_official 146:f64d43ff0c18 2119 #define CAN_RXFIR_IDHIT(x) (((uint32_t)(((uint32_t)(x))<<CAN_RXFIR_IDHIT_SHIFT))&CAN_RXFIR_IDHIT_MASK)
mbed_official 146:f64d43ff0c18 2120 /* CS Bit Fields */
mbed_official 146:f64d43ff0c18 2121 #define CAN_CS_TIME_STAMP_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 2122 #define CAN_CS_TIME_STAMP_SHIFT 0
mbed_official 146:f64d43ff0c18 2123 #define CAN_CS_TIME_STAMP(x) (((uint32_t)(((uint32_t)(x))<<CAN_CS_TIME_STAMP_SHIFT))&CAN_CS_TIME_STAMP_MASK)
mbed_official 146:f64d43ff0c18 2124 #define CAN_CS_DLC_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 2125 #define CAN_CS_DLC_SHIFT 16
mbed_official 146:f64d43ff0c18 2126 #define CAN_CS_DLC(x) (((uint32_t)(((uint32_t)(x))<<CAN_CS_DLC_SHIFT))&CAN_CS_DLC_MASK)
mbed_official 146:f64d43ff0c18 2127 #define CAN_CS_RTR_MASK 0x100000u
mbed_official 146:f64d43ff0c18 2128 #define CAN_CS_RTR_SHIFT 20
mbed_official 146:f64d43ff0c18 2129 #define CAN_CS_IDE_MASK 0x200000u
mbed_official 146:f64d43ff0c18 2130 #define CAN_CS_IDE_SHIFT 21
mbed_official 146:f64d43ff0c18 2131 #define CAN_CS_SRR_MASK 0x400000u
mbed_official 146:f64d43ff0c18 2132 #define CAN_CS_SRR_SHIFT 22
mbed_official 146:f64d43ff0c18 2133 #define CAN_CS_CODE_MASK 0xF000000u
mbed_official 146:f64d43ff0c18 2134 #define CAN_CS_CODE_SHIFT 24
mbed_official 146:f64d43ff0c18 2135 #define CAN_CS_CODE(x) (((uint32_t)(((uint32_t)(x))<<CAN_CS_CODE_SHIFT))&CAN_CS_CODE_MASK)
mbed_official 146:f64d43ff0c18 2136 /* ID Bit Fields */
mbed_official 146:f64d43ff0c18 2137 #define CAN_ID_EXT_MASK 0x3FFFFu
mbed_official 146:f64d43ff0c18 2138 #define CAN_ID_EXT_SHIFT 0
mbed_official 146:f64d43ff0c18 2139 #define CAN_ID_EXT(x) (((uint32_t)(((uint32_t)(x))<<CAN_ID_EXT_SHIFT))&CAN_ID_EXT_MASK)
mbed_official 146:f64d43ff0c18 2140 #define CAN_ID_STD_MASK 0x1FFC0000u
mbed_official 146:f64d43ff0c18 2141 #define CAN_ID_STD_SHIFT 18
mbed_official 146:f64d43ff0c18 2142 #define CAN_ID_STD(x) (((uint32_t)(((uint32_t)(x))<<CAN_ID_STD_SHIFT))&CAN_ID_STD_MASK)
mbed_official 146:f64d43ff0c18 2143 #define CAN_ID_PRIO_MASK 0xE0000000u
mbed_official 146:f64d43ff0c18 2144 #define CAN_ID_PRIO_SHIFT 29
mbed_official 146:f64d43ff0c18 2145 #define CAN_ID_PRIO(x) (((uint32_t)(((uint32_t)(x))<<CAN_ID_PRIO_SHIFT))&CAN_ID_PRIO_MASK)
mbed_official 146:f64d43ff0c18 2146 /* WORD0 Bit Fields */
mbed_official 146:f64d43ff0c18 2147 #define CAN_WORD0_DATA_BYTE_3_MASK 0xFFu
mbed_official 146:f64d43ff0c18 2148 #define CAN_WORD0_DATA_BYTE_3_SHIFT 0
mbed_official 146:f64d43ff0c18 2149 #define CAN_WORD0_DATA_BYTE_3(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD0_DATA_BYTE_3_SHIFT))&CAN_WORD0_DATA_BYTE_3_MASK)
mbed_official 146:f64d43ff0c18 2150 #define CAN_WORD0_DATA_BYTE_2_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 2151 #define CAN_WORD0_DATA_BYTE_2_SHIFT 8
mbed_official 146:f64d43ff0c18 2152 #define CAN_WORD0_DATA_BYTE_2(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD0_DATA_BYTE_2_SHIFT))&CAN_WORD0_DATA_BYTE_2_MASK)
mbed_official 146:f64d43ff0c18 2153 #define CAN_WORD0_DATA_BYTE_1_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 2154 #define CAN_WORD0_DATA_BYTE_1_SHIFT 16
mbed_official 146:f64d43ff0c18 2155 #define CAN_WORD0_DATA_BYTE_1(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD0_DATA_BYTE_1_SHIFT))&CAN_WORD0_DATA_BYTE_1_MASK)
mbed_official 146:f64d43ff0c18 2156 #define CAN_WORD0_DATA_BYTE_0_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 2157 #define CAN_WORD0_DATA_BYTE_0_SHIFT 24
mbed_official 146:f64d43ff0c18 2158 #define CAN_WORD0_DATA_BYTE_0(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD0_DATA_BYTE_0_SHIFT))&CAN_WORD0_DATA_BYTE_0_MASK)
mbed_official 146:f64d43ff0c18 2159 /* WORD1 Bit Fields */
mbed_official 146:f64d43ff0c18 2160 #define CAN_WORD1_DATA_BYTE_7_MASK 0xFFu
mbed_official 146:f64d43ff0c18 2161 #define CAN_WORD1_DATA_BYTE_7_SHIFT 0
mbed_official 146:f64d43ff0c18 2162 #define CAN_WORD1_DATA_BYTE_7(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD1_DATA_BYTE_7_SHIFT))&CAN_WORD1_DATA_BYTE_7_MASK)
mbed_official 146:f64d43ff0c18 2163 #define CAN_WORD1_DATA_BYTE_6_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 2164 #define CAN_WORD1_DATA_BYTE_6_SHIFT 8
mbed_official 146:f64d43ff0c18 2165 #define CAN_WORD1_DATA_BYTE_6(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD1_DATA_BYTE_6_SHIFT))&CAN_WORD1_DATA_BYTE_6_MASK)
mbed_official 146:f64d43ff0c18 2166 #define CAN_WORD1_DATA_BYTE_5_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 2167 #define CAN_WORD1_DATA_BYTE_5_SHIFT 16
mbed_official 146:f64d43ff0c18 2168 #define CAN_WORD1_DATA_BYTE_5(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD1_DATA_BYTE_5_SHIFT))&CAN_WORD1_DATA_BYTE_5_MASK)
mbed_official 146:f64d43ff0c18 2169 #define CAN_WORD1_DATA_BYTE_4_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 2170 #define CAN_WORD1_DATA_BYTE_4_SHIFT 24
mbed_official 146:f64d43ff0c18 2171 #define CAN_WORD1_DATA_BYTE_4(x) (((uint32_t)(((uint32_t)(x))<<CAN_WORD1_DATA_BYTE_4_SHIFT))&CAN_WORD1_DATA_BYTE_4_MASK)
mbed_official 146:f64d43ff0c18 2172 /* RXIMR Bit Fields */
mbed_official 146:f64d43ff0c18 2173 #define CAN_RXIMR_MI_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 2174 #define CAN_RXIMR_MI_SHIFT 0
mbed_official 146:f64d43ff0c18 2175 #define CAN_RXIMR_MI(x) (((uint32_t)(((uint32_t)(x))<<CAN_RXIMR_MI_SHIFT))&CAN_RXIMR_MI_MASK)
mbed_official 146:f64d43ff0c18 2176
mbed_official 146:f64d43ff0c18 2177 /*!
mbed_official 146:f64d43ff0c18 2178 * @}
mbed_official 146:f64d43ff0c18 2179 */ /* end of group CAN_Register_Masks */
mbed_official 146:f64d43ff0c18 2180
mbed_official 146:f64d43ff0c18 2181
mbed_official 146:f64d43ff0c18 2182 /* CAN - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 2183 /** Peripheral CAN0 base address */
mbed_official 146:f64d43ff0c18 2184 #define CAN0_BASE (0x40024000u)
mbed_official 146:f64d43ff0c18 2185 /** Peripheral CAN0 base pointer */
mbed_official 146:f64d43ff0c18 2186 #define CAN0 ((CAN_Type *)CAN0_BASE)
mbed_official 146:f64d43ff0c18 2187 #define CAN0_BASE_PTR (CAN0)
mbed_official 324:406fd2029f23 2188 /** Array initializer of CAN peripheral base addresses */
mbed_official 324:406fd2029f23 2189 #define CAN_BASE_ADDRS { CAN0_BASE }
mbed_official 146:f64d43ff0c18 2190 /** Array initializer of CAN peripheral base pointers */
mbed_official 324:406fd2029f23 2191 #define CAN_BASE_PTRS { CAN0 }
mbed_official 324:406fd2029f23 2192 /** Interrupt vectors for the CAN peripheral type */
mbed_official 324:406fd2029f23 2193 #define CAN_Rx_Warning_IRQS { CAN0_Rx_Warning_IRQn }
mbed_official 324:406fd2029f23 2194 #define CAN_Tx_Warning_IRQS { CAN0_Tx_Warning_IRQn }
mbed_official 324:406fd2029f23 2195 #define CAN_Wake_Up_IRQS { CAN0_Wake_Up_IRQn }
mbed_official 324:406fd2029f23 2196 #define CAN_Error_IRQS { CAN0_Error_IRQn }
mbed_official 324:406fd2029f23 2197 #define CAN_Bus_Off_IRQS { CAN0_Bus_Off_IRQn }
mbed_official 324:406fd2029f23 2198 #define CAN_ORed_Message_buffer_IRQS { CAN0_ORed_Message_buffer_IRQn }
mbed_official 146:f64d43ff0c18 2199
mbed_official 146:f64d43ff0c18 2200 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 2201 -- CAN - Register accessor macros
mbed_official 146:f64d43ff0c18 2202 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 2203
mbed_official 146:f64d43ff0c18 2204 /*!
mbed_official 146:f64d43ff0c18 2205 * @addtogroup CAN_Register_Accessor_Macros CAN - Register accessor macros
mbed_official 146:f64d43ff0c18 2206 * @{
mbed_official 146:f64d43ff0c18 2207 */
mbed_official 146:f64d43ff0c18 2208
mbed_official 146:f64d43ff0c18 2209
mbed_official 146:f64d43ff0c18 2210 /* CAN - Register instance definitions */
mbed_official 146:f64d43ff0c18 2211 /* CAN0 */
mbed_official 146:f64d43ff0c18 2212 #define CAN0_MCR CAN_MCR_REG(CAN0)
mbed_official 146:f64d43ff0c18 2213 #define CAN0_CTRL1 CAN_CTRL1_REG(CAN0)
mbed_official 146:f64d43ff0c18 2214 #define CAN0_TIMER CAN_TIMER_REG(CAN0)
mbed_official 146:f64d43ff0c18 2215 #define CAN0_RXMGMASK CAN_RXMGMASK_REG(CAN0)
mbed_official 146:f64d43ff0c18 2216 #define CAN0_RX14MASK CAN_RX14MASK_REG(CAN0)
mbed_official 146:f64d43ff0c18 2217 #define CAN0_RX15MASK CAN_RX15MASK_REG(CAN0)
mbed_official 146:f64d43ff0c18 2218 #define CAN0_ECR CAN_ECR_REG(CAN0)
mbed_official 146:f64d43ff0c18 2219 #define CAN0_ESR1 CAN_ESR1_REG(CAN0)
mbed_official 146:f64d43ff0c18 2220 #define CAN0_IMASK1 CAN_IMASK1_REG(CAN0)
mbed_official 146:f64d43ff0c18 2221 #define CAN0_IFLAG1 CAN_IFLAG1_REG(CAN0)
mbed_official 146:f64d43ff0c18 2222 #define CAN0_CTRL2 CAN_CTRL2_REG(CAN0)
mbed_official 146:f64d43ff0c18 2223 #define CAN0_ESR2 CAN_ESR2_REG(CAN0)
mbed_official 146:f64d43ff0c18 2224 #define CAN0_CRCR CAN_CRCR_REG(CAN0)
mbed_official 146:f64d43ff0c18 2225 #define CAN0_RXFGMASK CAN_RXFGMASK_REG(CAN0)
mbed_official 146:f64d43ff0c18 2226 #define CAN0_RXFIR CAN_RXFIR_REG(CAN0)
mbed_official 146:f64d43ff0c18 2227 #define CAN0_CS0 CAN_CS_REG(CAN0,0)
mbed_official 146:f64d43ff0c18 2228 #define CAN0_ID0 CAN_ID_REG(CAN0,0)
mbed_official 146:f64d43ff0c18 2229 #define CAN0_WORD00 CAN_WORD0_REG(CAN0,0)
mbed_official 146:f64d43ff0c18 2230 #define CAN0_WORD10 CAN_WORD1_REG(CAN0,0)
mbed_official 146:f64d43ff0c18 2231 #define CAN0_CS1 CAN_CS_REG(CAN0,1)
mbed_official 146:f64d43ff0c18 2232 #define CAN0_ID1 CAN_ID_REG(CAN0,1)
mbed_official 146:f64d43ff0c18 2233 #define CAN0_WORD01 CAN_WORD0_REG(CAN0,1)
mbed_official 146:f64d43ff0c18 2234 #define CAN0_WORD11 CAN_WORD1_REG(CAN0,1)
mbed_official 146:f64d43ff0c18 2235 #define CAN0_CS2 CAN_CS_REG(CAN0,2)
mbed_official 146:f64d43ff0c18 2236 #define CAN0_ID2 CAN_ID_REG(CAN0,2)
mbed_official 146:f64d43ff0c18 2237 #define CAN0_WORD02 CAN_WORD0_REG(CAN0,2)
mbed_official 146:f64d43ff0c18 2238 #define CAN0_WORD12 CAN_WORD1_REG(CAN0,2)
mbed_official 146:f64d43ff0c18 2239 #define CAN0_CS3 CAN_CS_REG(CAN0,3)
mbed_official 146:f64d43ff0c18 2240 #define CAN0_ID3 CAN_ID_REG(CAN0,3)
mbed_official 146:f64d43ff0c18 2241 #define CAN0_WORD03 CAN_WORD0_REG(CAN0,3)
mbed_official 146:f64d43ff0c18 2242 #define CAN0_WORD13 CAN_WORD1_REG(CAN0,3)
mbed_official 146:f64d43ff0c18 2243 #define CAN0_CS4 CAN_CS_REG(CAN0,4)
mbed_official 146:f64d43ff0c18 2244 #define CAN0_ID4 CAN_ID_REG(CAN0,4)
mbed_official 146:f64d43ff0c18 2245 #define CAN0_WORD04 CAN_WORD0_REG(CAN0,4)
mbed_official 146:f64d43ff0c18 2246 #define CAN0_WORD14 CAN_WORD1_REG(CAN0,4)
mbed_official 146:f64d43ff0c18 2247 #define CAN0_CS5 CAN_CS_REG(CAN0,5)
mbed_official 146:f64d43ff0c18 2248 #define CAN0_ID5 CAN_ID_REG(CAN0,5)
mbed_official 146:f64d43ff0c18 2249 #define CAN0_WORD05 CAN_WORD0_REG(CAN0,5)
mbed_official 146:f64d43ff0c18 2250 #define CAN0_WORD15 CAN_WORD1_REG(CAN0,5)
mbed_official 146:f64d43ff0c18 2251 #define CAN0_CS6 CAN_CS_REG(CAN0,6)
mbed_official 146:f64d43ff0c18 2252 #define CAN0_ID6 CAN_ID_REG(CAN0,6)
mbed_official 146:f64d43ff0c18 2253 #define CAN0_WORD06 CAN_WORD0_REG(CAN0,6)
mbed_official 146:f64d43ff0c18 2254 #define CAN0_WORD16 CAN_WORD1_REG(CAN0,6)
mbed_official 146:f64d43ff0c18 2255 #define CAN0_CS7 CAN_CS_REG(CAN0,7)
mbed_official 146:f64d43ff0c18 2256 #define CAN0_ID7 CAN_ID_REG(CAN0,7)
mbed_official 146:f64d43ff0c18 2257 #define CAN0_WORD07 CAN_WORD0_REG(CAN0,7)
mbed_official 146:f64d43ff0c18 2258 #define CAN0_WORD17 CAN_WORD1_REG(CAN0,7)
mbed_official 146:f64d43ff0c18 2259 #define CAN0_CS8 CAN_CS_REG(CAN0,8)
mbed_official 146:f64d43ff0c18 2260 #define CAN0_ID8 CAN_ID_REG(CAN0,8)
mbed_official 146:f64d43ff0c18 2261 #define CAN0_WORD08 CAN_WORD0_REG(CAN0,8)
mbed_official 146:f64d43ff0c18 2262 #define CAN0_WORD18 CAN_WORD1_REG(CAN0,8)
mbed_official 146:f64d43ff0c18 2263 #define CAN0_CS9 CAN_CS_REG(CAN0,9)
mbed_official 146:f64d43ff0c18 2264 #define CAN0_ID9 CAN_ID_REG(CAN0,9)
mbed_official 146:f64d43ff0c18 2265 #define CAN0_WORD09 CAN_WORD0_REG(CAN0,9)
mbed_official 146:f64d43ff0c18 2266 #define CAN0_WORD19 CAN_WORD1_REG(CAN0,9)
mbed_official 146:f64d43ff0c18 2267 #define CAN0_CS10 CAN_CS_REG(CAN0,10)
mbed_official 146:f64d43ff0c18 2268 #define CAN0_ID10 CAN_ID_REG(CAN0,10)
mbed_official 146:f64d43ff0c18 2269 #define CAN0_WORD010 CAN_WORD0_REG(CAN0,10)
mbed_official 146:f64d43ff0c18 2270 #define CAN0_WORD110 CAN_WORD1_REG(CAN0,10)
mbed_official 146:f64d43ff0c18 2271 #define CAN0_CS11 CAN_CS_REG(CAN0,11)
mbed_official 146:f64d43ff0c18 2272 #define CAN0_ID11 CAN_ID_REG(CAN0,11)
mbed_official 146:f64d43ff0c18 2273 #define CAN0_WORD011 CAN_WORD0_REG(CAN0,11)
mbed_official 146:f64d43ff0c18 2274 #define CAN0_WORD111 CAN_WORD1_REG(CAN0,11)
mbed_official 146:f64d43ff0c18 2275 #define CAN0_CS12 CAN_CS_REG(CAN0,12)
mbed_official 146:f64d43ff0c18 2276 #define CAN0_ID12 CAN_ID_REG(CAN0,12)
mbed_official 146:f64d43ff0c18 2277 #define CAN0_WORD012 CAN_WORD0_REG(CAN0,12)
mbed_official 146:f64d43ff0c18 2278 #define CAN0_WORD112 CAN_WORD1_REG(CAN0,12)
mbed_official 146:f64d43ff0c18 2279 #define CAN0_CS13 CAN_CS_REG(CAN0,13)
mbed_official 146:f64d43ff0c18 2280 #define CAN0_ID13 CAN_ID_REG(CAN0,13)
mbed_official 146:f64d43ff0c18 2281 #define CAN0_WORD013 CAN_WORD0_REG(CAN0,13)
mbed_official 146:f64d43ff0c18 2282 #define CAN0_WORD113 CAN_WORD1_REG(CAN0,13)
mbed_official 146:f64d43ff0c18 2283 #define CAN0_CS14 CAN_CS_REG(CAN0,14)
mbed_official 146:f64d43ff0c18 2284 #define CAN0_ID14 CAN_ID_REG(CAN0,14)
mbed_official 146:f64d43ff0c18 2285 #define CAN0_WORD014 CAN_WORD0_REG(CAN0,14)
mbed_official 146:f64d43ff0c18 2286 #define CAN0_WORD114 CAN_WORD1_REG(CAN0,14)
mbed_official 146:f64d43ff0c18 2287 #define CAN0_CS15 CAN_CS_REG(CAN0,15)
mbed_official 146:f64d43ff0c18 2288 #define CAN0_ID15 CAN_ID_REG(CAN0,15)
mbed_official 146:f64d43ff0c18 2289 #define CAN0_WORD015 CAN_WORD0_REG(CAN0,15)
mbed_official 146:f64d43ff0c18 2290 #define CAN0_WORD115 CAN_WORD1_REG(CAN0,15)
mbed_official 146:f64d43ff0c18 2291 #define CAN0_RXIMR0 CAN_RXIMR_REG(CAN0,0)
mbed_official 146:f64d43ff0c18 2292 #define CAN0_RXIMR1 CAN_RXIMR_REG(CAN0,1)
mbed_official 146:f64d43ff0c18 2293 #define CAN0_RXIMR2 CAN_RXIMR_REG(CAN0,2)
mbed_official 146:f64d43ff0c18 2294 #define CAN0_RXIMR3 CAN_RXIMR_REG(CAN0,3)
mbed_official 146:f64d43ff0c18 2295 #define CAN0_RXIMR4 CAN_RXIMR_REG(CAN0,4)
mbed_official 146:f64d43ff0c18 2296 #define CAN0_RXIMR5 CAN_RXIMR_REG(CAN0,5)
mbed_official 146:f64d43ff0c18 2297 #define CAN0_RXIMR6 CAN_RXIMR_REG(CAN0,6)
mbed_official 146:f64d43ff0c18 2298 #define CAN0_RXIMR7 CAN_RXIMR_REG(CAN0,7)
mbed_official 146:f64d43ff0c18 2299 #define CAN0_RXIMR8 CAN_RXIMR_REG(CAN0,8)
mbed_official 146:f64d43ff0c18 2300 #define CAN0_RXIMR9 CAN_RXIMR_REG(CAN0,9)
mbed_official 146:f64d43ff0c18 2301 #define CAN0_RXIMR10 CAN_RXIMR_REG(CAN0,10)
mbed_official 146:f64d43ff0c18 2302 #define CAN0_RXIMR11 CAN_RXIMR_REG(CAN0,11)
mbed_official 146:f64d43ff0c18 2303 #define CAN0_RXIMR12 CAN_RXIMR_REG(CAN0,12)
mbed_official 146:f64d43ff0c18 2304 #define CAN0_RXIMR13 CAN_RXIMR_REG(CAN0,13)
mbed_official 146:f64d43ff0c18 2305 #define CAN0_RXIMR14 CAN_RXIMR_REG(CAN0,14)
mbed_official 146:f64d43ff0c18 2306 #define CAN0_RXIMR15 CAN_RXIMR_REG(CAN0,15)
mbed_official 146:f64d43ff0c18 2307
mbed_official 146:f64d43ff0c18 2308 /* CAN - Register array accessors */
mbed_official 146:f64d43ff0c18 2309 #define CAN0_CS(index) CAN_CS_REG(CAN0,index)
mbed_official 146:f64d43ff0c18 2310 #define CAN0_ID(index) CAN_ID_REG(CAN0,index)
mbed_official 146:f64d43ff0c18 2311 #define CAN0_WORD0(index) CAN_WORD0_REG(CAN0,index)
mbed_official 146:f64d43ff0c18 2312 #define CAN0_WORD1(index) CAN_WORD1_REG(CAN0,index)
mbed_official 146:f64d43ff0c18 2313 #define CAN0_RXIMR(index) CAN_RXIMR_REG(CAN0,index)
mbed_official 146:f64d43ff0c18 2314
mbed_official 146:f64d43ff0c18 2315 /*!
mbed_official 146:f64d43ff0c18 2316 * @}
mbed_official 146:f64d43ff0c18 2317 */ /* end of group CAN_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 2318
mbed_official 146:f64d43ff0c18 2319
mbed_official 146:f64d43ff0c18 2320 /*!
mbed_official 146:f64d43ff0c18 2321 * @}
mbed_official 146:f64d43ff0c18 2322 */ /* end of group CAN_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 2323
mbed_official 146:f64d43ff0c18 2324
mbed_official 146:f64d43ff0c18 2325 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 2326 -- CAU Peripheral Access Layer
mbed_official 146:f64d43ff0c18 2327 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 2328
mbed_official 146:f64d43ff0c18 2329 /*!
mbed_official 146:f64d43ff0c18 2330 * @addtogroup CAU_Peripheral_Access_Layer CAU Peripheral Access Layer
mbed_official 146:f64d43ff0c18 2331 * @{
mbed_official 146:f64d43ff0c18 2332 */
mbed_official 146:f64d43ff0c18 2333
mbed_official 146:f64d43ff0c18 2334 /** CAU - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 2335 typedef struct {
mbed_official 146:f64d43ff0c18 2336 __O uint32_t DIRECT[16]; /**< Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2337 uint8_t RESERVED_0[2048];
mbed_official 146:f64d43ff0c18 2338 __O uint32_t LDR_CASR; /**< Status register - Load Register command, offset: 0x840 */
mbed_official 146:f64d43ff0c18 2339 __O uint32_t LDR_CAA; /**< Accumulator register - Load Register command, offset: 0x844 */
mbed_official 146:f64d43ff0c18 2340 __O uint32_t LDR_CA[9]; /**< General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2341 uint8_t RESERVED_1[20];
mbed_official 146:f64d43ff0c18 2342 __I uint32_t STR_CASR; /**< Status register - Store Register command, offset: 0x880 */
mbed_official 146:f64d43ff0c18 2343 __I uint32_t STR_CAA; /**< Accumulator register - Store Register command, offset: 0x884 */
mbed_official 146:f64d43ff0c18 2344 __I uint32_t STR_CA[9]; /**< General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2345 uint8_t RESERVED_2[20];
mbed_official 146:f64d43ff0c18 2346 __O uint32_t ADR_CASR; /**< Status register - Add Register command, offset: 0x8C0 */
mbed_official 146:f64d43ff0c18 2347 __O uint32_t ADR_CAA; /**< Accumulator register - Add to register command, offset: 0x8C4 */
mbed_official 146:f64d43ff0c18 2348 __O uint32_t ADR_CA[9]; /**< General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2349 uint8_t RESERVED_3[20];
mbed_official 146:f64d43ff0c18 2350 __O uint32_t RADR_CASR; /**< Status register - Reverse and Add to Register command, offset: 0x900 */
mbed_official 146:f64d43ff0c18 2351 __O uint32_t RADR_CAA; /**< Accumulator register - Reverse and Add to Register command, offset: 0x904 */
mbed_official 146:f64d43ff0c18 2352 __O uint32_t RADR_CA[9]; /**< General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2353 uint8_t RESERVED_4[84];
mbed_official 146:f64d43ff0c18 2354 __O uint32_t XOR_CASR; /**< Status register - Exclusive Or command, offset: 0x980 */
mbed_official 146:f64d43ff0c18 2355 __O uint32_t XOR_CAA; /**< Accumulator register - Exclusive Or command, offset: 0x984 */
mbed_official 146:f64d43ff0c18 2356 __O uint32_t XOR_CA[9]; /**< General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2357 uint8_t RESERVED_5[20];
mbed_official 146:f64d43ff0c18 2358 __O uint32_t ROTL_CASR; /**< Status register - Rotate Left command, offset: 0x9C0 */
mbed_official 146:f64d43ff0c18 2359 __O uint32_t ROTL_CAA; /**< Accumulator register - Rotate Left command, offset: 0x9C4 */
mbed_official 146:f64d43ff0c18 2360 __O uint32_t ROTL_CA[9]; /**< General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2361 uint8_t RESERVED_6[276];
mbed_official 146:f64d43ff0c18 2362 __O uint32_t AESC_CASR; /**< Status register - AES Column Operation command, offset: 0xB00 */
mbed_official 146:f64d43ff0c18 2363 __O uint32_t AESC_CAA; /**< Accumulator register - AES Column Operation command, offset: 0xB04 */
mbed_official 146:f64d43ff0c18 2364 __O uint32_t AESC_CA[9]; /**< General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2365 uint8_t RESERVED_7[20];
mbed_official 146:f64d43ff0c18 2366 __O uint32_t AESIC_CASR; /**< Status register - AES Inverse Column Operation command, offset: 0xB40 */
mbed_official 146:f64d43ff0c18 2367 __O uint32_t AESIC_CAA; /**< Accumulator register - AES Inverse Column Operation command, offset: 0xB44 */
mbed_official 146:f64d43ff0c18 2368 __O uint32_t AESIC_CA[9]; /**< General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 */
mbed_official 146:f64d43ff0c18 2369 } CAU_Type, *CAU_MemMapPtr;
mbed_official 146:f64d43ff0c18 2370
mbed_official 146:f64d43ff0c18 2371 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 2372 -- CAU - Register accessor macros
mbed_official 146:f64d43ff0c18 2373 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 2374
mbed_official 146:f64d43ff0c18 2375 /*!
mbed_official 146:f64d43ff0c18 2376 * @addtogroup CAU_Register_Accessor_Macros CAU - Register accessor macros
mbed_official 146:f64d43ff0c18 2377 * @{
mbed_official 146:f64d43ff0c18 2378 */
mbed_official 146:f64d43ff0c18 2379
mbed_official 146:f64d43ff0c18 2380
mbed_official 146:f64d43ff0c18 2381 /* CAU - Register accessors */
mbed_official 146:f64d43ff0c18 2382 #define CAU_DIRECT_REG(base,index) ((base)->DIRECT[index])
mbed_official 146:f64d43ff0c18 2383 #define CAU_LDR_CASR_REG(base) ((base)->LDR_CASR)
mbed_official 146:f64d43ff0c18 2384 #define CAU_LDR_CAA_REG(base) ((base)->LDR_CAA)
mbed_official 146:f64d43ff0c18 2385 #define CAU_LDR_CA_REG(base,index) ((base)->LDR_CA[index])
mbed_official 146:f64d43ff0c18 2386 #define CAU_STR_CASR_REG(base) ((base)->STR_CASR)
mbed_official 146:f64d43ff0c18 2387 #define CAU_STR_CAA_REG(base) ((base)->STR_CAA)
mbed_official 146:f64d43ff0c18 2388 #define CAU_STR_CA_REG(base,index) ((base)->STR_CA[index])
mbed_official 146:f64d43ff0c18 2389 #define CAU_ADR_CASR_REG(base) ((base)->ADR_CASR)
mbed_official 146:f64d43ff0c18 2390 #define CAU_ADR_CAA_REG(base) ((base)->ADR_CAA)
mbed_official 146:f64d43ff0c18 2391 #define CAU_ADR_CA_REG(base,index) ((base)->ADR_CA[index])
mbed_official 146:f64d43ff0c18 2392 #define CAU_RADR_CASR_REG(base) ((base)->RADR_CASR)
mbed_official 146:f64d43ff0c18 2393 #define CAU_RADR_CAA_REG(base) ((base)->RADR_CAA)
mbed_official 146:f64d43ff0c18 2394 #define CAU_RADR_CA_REG(base,index) ((base)->RADR_CA[index])
mbed_official 146:f64d43ff0c18 2395 #define CAU_XOR_CASR_REG(base) ((base)->XOR_CASR)
mbed_official 146:f64d43ff0c18 2396 #define CAU_XOR_CAA_REG(base) ((base)->XOR_CAA)
mbed_official 146:f64d43ff0c18 2397 #define CAU_XOR_CA_REG(base,index) ((base)->XOR_CA[index])
mbed_official 146:f64d43ff0c18 2398 #define CAU_ROTL_CASR_REG(base) ((base)->ROTL_CASR)
mbed_official 146:f64d43ff0c18 2399 #define CAU_ROTL_CAA_REG(base) ((base)->ROTL_CAA)
mbed_official 146:f64d43ff0c18 2400 #define CAU_ROTL_CA_REG(base,index) ((base)->ROTL_CA[index])
mbed_official 146:f64d43ff0c18 2401 #define CAU_AESC_CASR_REG(base) ((base)->AESC_CASR)
mbed_official 146:f64d43ff0c18 2402 #define CAU_AESC_CAA_REG(base) ((base)->AESC_CAA)
mbed_official 146:f64d43ff0c18 2403 #define CAU_AESC_CA_REG(base,index) ((base)->AESC_CA[index])
mbed_official 146:f64d43ff0c18 2404 #define CAU_AESIC_CASR_REG(base) ((base)->AESIC_CASR)
mbed_official 146:f64d43ff0c18 2405 #define CAU_AESIC_CAA_REG(base) ((base)->AESIC_CAA)
mbed_official 146:f64d43ff0c18 2406 #define CAU_AESIC_CA_REG(base,index) ((base)->AESIC_CA[index])
mbed_official 146:f64d43ff0c18 2407
mbed_official 146:f64d43ff0c18 2408 /*!
mbed_official 146:f64d43ff0c18 2409 * @}
mbed_official 146:f64d43ff0c18 2410 */ /* end of group CAU_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 2411
mbed_official 146:f64d43ff0c18 2412
mbed_official 146:f64d43ff0c18 2413 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 2414 -- CAU Register Masks
mbed_official 146:f64d43ff0c18 2415 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 2416
mbed_official 146:f64d43ff0c18 2417 /*!
mbed_official 146:f64d43ff0c18 2418 * @addtogroup CAU_Register_Masks CAU Register Masks
mbed_official 146:f64d43ff0c18 2419 * @{
mbed_official 146:f64d43ff0c18 2420 */
mbed_official 146:f64d43ff0c18 2421
mbed_official 324:406fd2029f23 2422 /* DIRECT Bit Fields */
mbed_official 324:406fd2029f23 2423 #define CAU_DIRECT_CAU_DIRECT0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2424 #define CAU_DIRECT_CAU_DIRECT0_SHIFT 0
mbed_official 324:406fd2029f23 2425 #define CAU_DIRECT_CAU_DIRECT0(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT0_SHIFT))&CAU_DIRECT_CAU_DIRECT0_MASK)
mbed_official 324:406fd2029f23 2426 #define CAU_DIRECT_CAU_DIRECT1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2427 #define CAU_DIRECT_CAU_DIRECT1_SHIFT 0
mbed_official 324:406fd2029f23 2428 #define CAU_DIRECT_CAU_DIRECT1(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT1_SHIFT))&CAU_DIRECT_CAU_DIRECT1_MASK)
mbed_official 324:406fd2029f23 2429 #define CAU_DIRECT_CAU_DIRECT2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2430 #define CAU_DIRECT_CAU_DIRECT2_SHIFT 0
mbed_official 324:406fd2029f23 2431 #define CAU_DIRECT_CAU_DIRECT2(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT2_SHIFT))&CAU_DIRECT_CAU_DIRECT2_MASK)
mbed_official 324:406fd2029f23 2432 #define CAU_DIRECT_CAU_DIRECT3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2433 #define CAU_DIRECT_CAU_DIRECT3_SHIFT 0
mbed_official 324:406fd2029f23 2434 #define CAU_DIRECT_CAU_DIRECT3(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT3_SHIFT))&CAU_DIRECT_CAU_DIRECT3_MASK)
mbed_official 324:406fd2029f23 2435 #define CAU_DIRECT_CAU_DIRECT4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2436 #define CAU_DIRECT_CAU_DIRECT4_SHIFT 0
mbed_official 324:406fd2029f23 2437 #define CAU_DIRECT_CAU_DIRECT4(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT4_SHIFT))&CAU_DIRECT_CAU_DIRECT4_MASK)
mbed_official 324:406fd2029f23 2438 #define CAU_DIRECT_CAU_DIRECT5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2439 #define CAU_DIRECT_CAU_DIRECT5_SHIFT 0
mbed_official 324:406fd2029f23 2440 #define CAU_DIRECT_CAU_DIRECT5(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT5_SHIFT))&CAU_DIRECT_CAU_DIRECT5_MASK)
mbed_official 324:406fd2029f23 2441 #define CAU_DIRECT_CAU_DIRECT6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2442 #define CAU_DIRECT_CAU_DIRECT6_SHIFT 0
mbed_official 324:406fd2029f23 2443 #define CAU_DIRECT_CAU_DIRECT6(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT6_SHIFT))&CAU_DIRECT_CAU_DIRECT6_MASK)
mbed_official 324:406fd2029f23 2444 #define CAU_DIRECT_CAU_DIRECT7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2445 #define CAU_DIRECT_CAU_DIRECT7_SHIFT 0
mbed_official 324:406fd2029f23 2446 #define CAU_DIRECT_CAU_DIRECT7(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT7_SHIFT))&CAU_DIRECT_CAU_DIRECT7_MASK)
mbed_official 324:406fd2029f23 2447 #define CAU_DIRECT_CAU_DIRECT8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2448 #define CAU_DIRECT_CAU_DIRECT8_SHIFT 0
mbed_official 324:406fd2029f23 2449 #define CAU_DIRECT_CAU_DIRECT8(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT8_SHIFT))&CAU_DIRECT_CAU_DIRECT8_MASK)
mbed_official 324:406fd2029f23 2450 #define CAU_DIRECT_CAU_DIRECT9_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2451 #define CAU_DIRECT_CAU_DIRECT9_SHIFT 0
mbed_official 324:406fd2029f23 2452 #define CAU_DIRECT_CAU_DIRECT9(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT9_SHIFT))&CAU_DIRECT_CAU_DIRECT9_MASK)
mbed_official 324:406fd2029f23 2453 #define CAU_DIRECT_CAU_DIRECT10_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2454 #define CAU_DIRECT_CAU_DIRECT10_SHIFT 0
mbed_official 324:406fd2029f23 2455 #define CAU_DIRECT_CAU_DIRECT10(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT10_SHIFT))&CAU_DIRECT_CAU_DIRECT10_MASK)
mbed_official 324:406fd2029f23 2456 #define CAU_DIRECT_CAU_DIRECT11_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2457 #define CAU_DIRECT_CAU_DIRECT11_SHIFT 0
mbed_official 324:406fd2029f23 2458 #define CAU_DIRECT_CAU_DIRECT11(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT11_SHIFT))&CAU_DIRECT_CAU_DIRECT11_MASK)
mbed_official 324:406fd2029f23 2459 #define CAU_DIRECT_CAU_DIRECT12_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2460 #define CAU_DIRECT_CAU_DIRECT12_SHIFT 0
mbed_official 324:406fd2029f23 2461 #define CAU_DIRECT_CAU_DIRECT12(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT12_SHIFT))&CAU_DIRECT_CAU_DIRECT12_MASK)
mbed_official 324:406fd2029f23 2462 #define CAU_DIRECT_CAU_DIRECT13_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2463 #define CAU_DIRECT_CAU_DIRECT13_SHIFT 0
mbed_official 324:406fd2029f23 2464 #define CAU_DIRECT_CAU_DIRECT13(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT13_SHIFT))&CAU_DIRECT_CAU_DIRECT13_MASK)
mbed_official 324:406fd2029f23 2465 #define CAU_DIRECT_CAU_DIRECT14_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2466 #define CAU_DIRECT_CAU_DIRECT14_SHIFT 0
mbed_official 324:406fd2029f23 2467 #define CAU_DIRECT_CAU_DIRECT14(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT14_SHIFT))&CAU_DIRECT_CAU_DIRECT14_MASK)
mbed_official 324:406fd2029f23 2468 #define CAU_DIRECT_CAU_DIRECT15_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2469 #define CAU_DIRECT_CAU_DIRECT15_SHIFT 0
mbed_official 324:406fd2029f23 2470 #define CAU_DIRECT_CAU_DIRECT15(x) (((uint32_t)(((uint32_t)(x))<<CAU_DIRECT_CAU_DIRECT15_SHIFT))&CAU_DIRECT_CAU_DIRECT15_MASK)
mbed_official 146:f64d43ff0c18 2471 /* LDR_CASR Bit Fields */
mbed_official 146:f64d43ff0c18 2472 #define CAU_LDR_CASR_IC_MASK 0x1u
mbed_official 146:f64d43ff0c18 2473 #define CAU_LDR_CASR_IC_SHIFT 0
mbed_official 146:f64d43ff0c18 2474 #define CAU_LDR_CASR_DPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 2475 #define CAU_LDR_CASR_DPE_SHIFT 1
mbed_official 146:f64d43ff0c18 2476 #define CAU_LDR_CASR_VER_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 2477 #define CAU_LDR_CASR_VER_SHIFT 28
mbed_official 146:f64d43ff0c18 2478 #define CAU_LDR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CASR_VER_SHIFT))&CAU_LDR_CASR_VER_MASK)
mbed_official 324:406fd2029f23 2479 /* LDR_CAA Bit Fields */
mbed_official 324:406fd2029f23 2480 #define CAU_LDR_CAA_ACC_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2481 #define CAU_LDR_CAA_ACC_SHIFT 0
mbed_official 324:406fd2029f23 2482 #define CAU_LDR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CAA_ACC_SHIFT))&CAU_LDR_CAA_ACC_MASK)
mbed_official 324:406fd2029f23 2483 /* LDR_CA Bit Fields */
mbed_official 324:406fd2029f23 2484 #define CAU_LDR_CA_CA0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2485 #define CAU_LDR_CA_CA0_SHIFT 0
mbed_official 324:406fd2029f23 2486 #define CAU_LDR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA0_SHIFT))&CAU_LDR_CA_CA0_MASK)
mbed_official 324:406fd2029f23 2487 #define CAU_LDR_CA_CA1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2488 #define CAU_LDR_CA_CA1_SHIFT 0
mbed_official 324:406fd2029f23 2489 #define CAU_LDR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA1_SHIFT))&CAU_LDR_CA_CA1_MASK)
mbed_official 324:406fd2029f23 2490 #define CAU_LDR_CA_CA2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2491 #define CAU_LDR_CA_CA2_SHIFT 0
mbed_official 324:406fd2029f23 2492 #define CAU_LDR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA2_SHIFT))&CAU_LDR_CA_CA2_MASK)
mbed_official 324:406fd2029f23 2493 #define CAU_LDR_CA_CA3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2494 #define CAU_LDR_CA_CA3_SHIFT 0
mbed_official 324:406fd2029f23 2495 #define CAU_LDR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA3_SHIFT))&CAU_LDR_CA_CA3_MASK)
mbed_official 324:406fd2029f23 2496 #define CAU_LDR_CA_CA4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2497 #define CAU_LDR_CA_CA4_SHIFT 0
mbed_official 324:406fd2029f23 2498 #define CAU_LDR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA4_SHIFT))&CAU_LDR_CA_CA4_MASK)
mbed_official 324:406fd2029f23 2499 #define CAU_LDR_CA_CA5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2500 #define CAU_LDR_CA_CA5_SHIFT 0
mbed_official 324:406fd2029f23 2501 #define CAU_LDR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA5_SHIFT))&CAU_LDR_CA_CA5_MASK)
mbed_official 324:406fd2029f23 2502 #define CAU_LDR_CA_CA6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2503 #define CAU_LDR_CA_CA6_SHIFT 0
mbed_official 324:406fd2029f23 2504 #define CAU_LDR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA6_SHIFT))&CAU_LDR_CA_CA6_MASK)
mbed_official 324:406fd2029f23 2505 #define CAU_LDR_CA_CA7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2506 #define CAU_LDR_CA_CA7_SHIFT 0
mbed_official 324:406fd2029f23 2507 #define CAU_LDR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA7_SHIFT))&CAU_LDR_CA_CA7_MASK)
mbed_official 324:406fd2029f23 2508 #define CAU_LDR_CA_CA8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2509 #define CAU_LDR_CA_CA8_SHIFT 0
mbed_official 324:406fd2029f23 2510 #define CAU_LDR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_LDR_CA_CA8_SHIFT))&CAU_LDR_CA_CA8_MASK)
mbed_official 146:f64d43ff0c18 2511 /* STR_CASR Bit Fields */
mbed_official 146:f64d43ff0c18 2512 #define CAU_STR_CASR_IC_MASK 0x1u
mbed_official 146:f64d43ff0c18 2513 #define CAU_STR_CASR_IC_SHIFT 0
mbed_official 146:f64d43ff0c18 2514 #define CAU_STR_CASR_DPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 2515 #define CAU_STR_CASR_DPE_SHIFT 1
mbed_official 146:f64d43ff0c18 2516 #define CAU_STR_CASR_VER_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 2517 #define CAU_STR_CASR_VER_SHIFT 28
mbed_official 146:f64d43ff0c18 2518 #define CAU_STR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CASR_VER_SHIFT))&CAU_STR_CASR_VER_MASK)
mbed_official 324:406fd2029f23 2519 /* STR_CAA Bit Fields */
mbed_official 324:406fd2029f23 2520 #define CAU_STR_CAA_ACC_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2521 #define CAU_STR_CAA_ACC_SHIFT 0
mbed_official 324:406fd2029f23 2522 #define CAU_STR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CAA_ACC_SHIFT))&CAU_STR_CAA_ACC_MASK)
mbed_official 324:406fd2029f23 2523 /* STR_CA Bit Fields */
mbed_official 324:406fd2029f23 2524 #define CAU_STR_CA_CA0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2525 #define CAU_STR_CA_CA0_SHIFT 0
mbed_official 324:406fd2029f23 2526 #define CAU_STR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA0_SHIFT))&CAU_STR_CA_CA0_MASK)
mbed_official 324:406fd2029f23 2527 #define CAU_STR_CA_CA1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2528 #define CAU_STR_CA_CA1_SHIFT 0
mbed_official 324:406fd2029f23 2529 #define CAU_STR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA1_SHIFT))&CAU_STR_CA_CA1_MASK)
mbed_official 324:406fd2029f23 2530 #define CAU_STR_CA_CA2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2531 #define CAU_STR_CA_CA2_SHIFT 0
mbed_official 324:406fd2029f23 2532 #define CAU_STR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA2_SHIFT))&CAU_STR_CA_CA2_MASK)
mbed_official 324:406fd2029f23 2533 #define CAU_STR_CA_CA3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2534 #define CAU_STR_CA_CA3_SHIFT 0
mbed_official 324:406fd2029f23 2535 #define CAU_STR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA3_SHIFT))&CAU_STR_CA_CA3_MASK)
mbed_official 324:406fd2029f23 2536 #define CAU_STR_CA_CA4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2537 #define CAU_STR_CA_CA4_SHIFT 0
mbed_official 324:406fd2029f23 2538 #define CAU_STR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA4_SHIFT))&CAU_STR_CA_CA4_MASK)
mbed_official 324:406fd2029f23 2539 #define CAU_STR_CA_CA5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2540 #define CAU_STR_CA_CA5_SHIFT 0
mbed_official 324:406fd2029f23 2541 #define CAU_STR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA5_SHIFT))&CAU_STR_CA_CA5_MASK)
mbed_official 324:406fd2029f23 2542 #define CAU_STR_CA_CA6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2543 #define CAU_STR_CA_CA6_SHIFT 0
mbed_official 324:406fd2029f23 2544 #define CAU_STR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA6_SHIFT))&CAU_STR_CA_CA6_MASK)
mbed_official 324:406fd2029f23 2545 #define CAU_STR_CA_CA7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2546 #define CAU_STR_CA_CA7_SHIFT 0
mbed_official 324:406fd2029f23 2547 #define CAU_STR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA7_SHIFT))&CAU_STR_CA_CA7_MASK)
mbed_official 324:406fd2029f23 2548 #define CAU_STR_CA_CA8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2549 #define CAU_STR_CA_CA8_SHIFT 0
mbed_official 324:406fd2029f23 2550 #define CAU_STR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_STR_CA_CA8_SHIFT))&CAU_STR_CA_CA8_MASK)
mbed_official 146:f64d43ff0c18 2551 /* ADR_CASR Bit Fields */
mbed_official 146:f64d43ff0c18 2552 #define CAU_ADR_CASR_IC_MASK 0x1u
mbed_official 146:f64d43ff0c18 2553 #define CAU_ADR_CASR_IC_SHIFT 0
mbed_official 146:f64d43ff0c18 2554 #define CAU_ADR_CASR_DPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 2555 #define CAU_ADR_CASR_DPE_SHIFT 1
mbed_official 146:f64d43ff0c18 2556 #define CAU_ADR_CASR_VER_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 2557 #define CAU_ADR_CASR_VER_SHIFT 28
mbed_official 146:f64d43ff0c18 2558 #define CAU_ADR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CASR_VER_SHIFT))&CAU_ADR_CASR_VER_MASK)
mbed_official 324:406fd2029f23 2559 /* ADR_CAA Bit Fields */
mbed_official 324:406fd2029f23 2560 #define CAU_ADR_CAA_ACC_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2561 #define CAU_ADR_CAA_ACC_SHIFT 0
mbed_official 324:406fd2029f23 2562 #define CAU_ADR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CAA_ACC_SHIFT))&CAU_ADR_CAA_ACC_MASK)
mbed_official 324:406fd2029f23 2563 /* ADR_CA Bit Fields */
mbed_official 324:406fd2029f23 2564 #define CAU_ADR_CA_CA0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2565 #define CAU_ADR_CA_CA0_SHIFT 0
mbed_official 324:406fd2029f23 2566 #define CAU_ADR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA0_SHIFT))&CAU_ADR_CA_CA0_MASK)
mbed_official 324:406fd2029f23 2567 #define CAU_ADR_CA_CA1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2568 #define CAU_ADR_CA_CA1_SHIFT 0
mbed_official 324:406fd2029f23 2569 #define CAU_ADR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA1_SHIFT))&CAU_ADR_CA_CA1_MASK)
mbed_official 324:406fd2029f23 2570 #define CAU_ADR_CA_CA2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2571 #define CAU_ADR_CA_CA2_SHIFT 0
mbed_official 324:406fd2029f23 2572 #define CAU_ADR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA2_SHIFT))&CAU_ADR_CA_CA2_MASK)
mbed_official 324:406fd2029f23 2573 #define CAU_ADR_CA_CA3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2574 #define CAU_ADR_CA_CA3_SHIFT 0
mbed_official 324:406fd2029f23 2575 #define CAU_ADR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA3_SHIFT))&CAU_ADR_CA_CA3_MASK)
mbed_official 324:406fd2029f23 2576 #define CAU_ADR_CA_CA4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2577 #define CAU_ADR_CA_CA4_SHIFT 0
mbed_official 324:406fd2029f23 2578 #define CAU_ADR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA4_SHIFT))&CAU_ADR_CA_CA4_MASK)
mbed_official 324:406fd2029f23 2579 #define CAU_ADR_CA_CA5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2580 #define CAU_ADR_CA_CA5_SHIFT 0
mbed_official 324:406fd2029f23 2581 #define CAU_ADR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA5_SHIFT))&CAU_ADR_CA_CA5_MASK)
mbed_official 324:406fd2029f23 2582 #define CAU_ADR_CA_CA6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2583 #define CAU_ADR_CA_CA6_SHIFT 0
mbed_official 324:406fd2029f23 2584 #define CAU_ADR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA6_SHIFT))&CAU_ADR_CA_CA6_MASK)
mbed_official 324:406fd2029f23 2585 #define CAU_ADR_CA_CA7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2586 #define CAU_ADR_CA_CA7_SHIFT 0
mbed_official 324:406fd2029f23 2587 #define CAU_ADR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA7_SHIFT))&CAU_ADR_CA_CA7_MASK)
mbed_official 324:406fd2029f23 2588 #define CAU_ADR_CA_CA8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2589 #define CAU_ADR_CA_CA8_SHIFT 0
mbed_official 324:406fd2029f23 2590 #define CAU_ADR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_ADR_CA_CA8_SHIFT))&CAU_ADR_CA_CA8_MASK)
mbed_official 146:f64d43ff0c18 2591 /* RADR_CASR Bit Fields */
mbed_official 146:f64d43ff0c18 2592 #define CAU_RADR_CASR_IC_MASK 0x1u
mbed_official 146:f64d43ff0c18 2593 #define CAU_RADR_CASR_IC_SHIFT 0
mbed_official 146:f64d43ff0c18 2594 #define CAU_RADR_CASR_DPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 2595 #define CAU_RADR_CASR_DPE_SHIFT 1
mbed_official 146:f64d43ff0c18 2596 #define CAU_RADR_CASR_VER_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 2597 #define CAU_RADR_CASR_VER_SHIFT 28
mbed_official 146:f64d43ff0c18 2598 #define CAU_RADR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CASR_VER_SHIFT))&CAU_RADR_CASR_VER_MASK)
mbed_official 324:406fd2029f23 2599 /* RADR_CAA Bit Fields */
mbed_official 324:406fd2029f23 2600 #define CAU_RADR_CAA_ACC_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2601 #define CAU_RADR_CAA_ACC_SHIFT 0
mbed_official 324:406fd2029f23 2602 #define CAU_RADR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CAA_ACC_SHIFT))&CAU_RADR_CAA_ACC_MASK)
mbed_official 324:406fd2029f23 2603 /* RADR_CA Bit Fields */
mbed_official 324:406fd2029f23 2604 #define CAU_RADR_CA_CA0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2605 #define CAU_RADR_CA_CA0_SHIFT 0
mbed_official 324:406fd2029f23 2606 #define CAU_RADR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA0_SHIFT))&CAU_RADR_CA_CA0_MASK)
mbed_official 324:406fd2029f23 2607 #define CAU_RADR_CA_CA1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2608 #define CAU_RADR_CA_CA1_SHIFT 0
mbed_official 324:406fd2029f23 2609 #define CAU_RADR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA1_SHIFT))&CAU_RADR_CA_CA1_MASK)
mbed_official 324:406fd2029f23 2610 #define CAU_RADR_CA_CA2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2611 #define CAU_RADR_CA_CA2_SHIFT 0
mbed_official 324:406fd2029f23 2612 #define CAU_RADR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA2_SHIFT))&CAU_RADR_CA_CA2_MASK)
mbed_official 324:406fd2029f23 2613 #define CAU_RADR_CA_CA3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2614 #define CAU_RADR_CA_CA3_SHIFT 0
mbed_official 324:406fd2029f23 2615 #define CAU_RADR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA3_SHIFT))&CAU_RADR_CA_CA3_MASK)
mbed_official 324:406fd2029f23 2616 #define CAU_RADR_CA_CA4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2617 #define CAU_RADR_CA_CA4_SHIFT 0
mbed_official 324:406fd2029f23 2618 #define CAU_RADR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA4_SHIFT))&CAU_RADR_CA_CA4_MASK)
mbed_official 324:406fd2029f23 2619 #define CAU_RADR_CA_CA5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2620 #define CAU_RADR_CA_CA5_SHIFT 0
mbed_official 324:406fd2029f23 2621 #define CAU_RADR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA5_SHIFT))&CAU_RADR_CA_CA5_MASK)
mbed_official 324:406fd2029f23 2622 #define CAU_RADR_CA_CA6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2623 #define CAU_RADR_CA_CA6_SHIFT 0
mbed_official 324:406fd2029f23 2624 #define CAU_RADR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA6_SHIFT))&CAU_RADR_CA_CA6_MASK)
mbed_official 324:406fd2029f23 2625 #define CAU_RADR_CA_CA7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2626 #define CAU_RADR_CA_CA7_SHIFT 0
mbed_official 324:406fd2029f23 2627 #define CAU_RADR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA7_SHIFT))&CAU_RADR_CA_CA7_MASK)
mbed_official 324:406fd2029f23 2628 #define CAU_RADR_CA_CA8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2629 #define CAU_RADR_CA_CA8_SHIFT 0
mbed_official 324:406fd2029f23 2630 #define CAU_RADR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_RADR_CA_CA8_SHIFT))&CAU_RADR_CA_CA8_MASK)
mbed_official 146:f64d43ff0c18 2631 /* XOR_CASR Bit Fields */
mbed_official 146:f64d43ff0c18 2632 #define CAU_XOR_CASR_IC_MASK 0x1u
mbed_official 146:f64d43ff0c18 2633 #define CAU_XOR_CASR_IC_SHIFT 0
mbed_official 146:f64d43ff0c18 2634 #define CAU_XOR_CASR_DPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 2635 #define CAU_XOR_CASR_DPE_SHIFT 1
mbed_official 146:f64d43ff0c18 2636 #define CAU_XOR_CASR_VER_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 2637 #define CAU_XOR_CASR_VER_SHIFT 28
mbed_official 146:f64d43ff0c18 2638 #define CAU_XOR_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CASR_VER_SHIFT))&CAU_XOR_CASR_VER_MASK)
mbed_official 324:406fd2029f23 2639 /* XOR_CAA Bit Fields */
mbed_official 324:406fd2029f23 2640 #define CAU_XOR_CAA_ACC_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2641 #define CAU_XOR_CAA_ACC_SHIFT 0
mbed_official 324:406fd2029f23 2642 #define CAU_XOR_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CAA_ACC_SHIFT))&CAU_XOR_CAA_ACC_MASK)
mbed_official 324:406fd2029f23 2643 /* XOR_CA Bit Fields */
mbed_official 324:406fd2029f23 2644 #define CAU_XOR_CA_CA0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2645 #define CAU_XOR_CA_CA0_SHIFT 0
mbed_official 324:406fd2029f23 2646 #define CAU_XOR_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA0_SHIFT))&CAU_XOR_CA_CA0_MASK)
mbed_official 324:406fd2029f23 2647 #define CAU_XOR_CA_CA1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2648 #define CAU_XOR_CA_CA1_SHIFT 0
mbed_official 324:406fd2029f23 2649 #define CAU_XOR_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA1_SHIFT))&CAU_XOR_CA_CA1_MASK)
mbed_official 324:406fd2029f23 2650 #define CAU_XOR_CA_CA2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2651 #define CAU_XOR_CA_CA2_SHIFT 0
mbed_official 324:406fd2029f23 2652 #define CAU_XOR_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA2_SHIFT))&CAU_XOR_CA_CA2_MASK)
mbed_official 324:406fd2029f23 2653 #define CAU_XOR_CA_CA3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2654 #define CAU_XOR_CA_CA3_SHIFT 0
mbed_official 324:406fd2029f23 2655 #define CAU_XOR_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA3_SHIFT))&CAU_XOR_CA_CA3_MASK)
mbed_official 324:406fd2029f23 2656 #define CAU_XOR_CA_CA4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2657 #define CAU_XOR_CA_CA4_SHIFT 0
mbed_official 324:406fd2029f23 2658 #define CAU_XOR_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA4_SHIFT))&CAU_XOR_CA_CA4_MASK)
mbed_official 324:406fd2029f23 2659 #define CAU_XOR_CA_CA5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2660 #define CAU_XOR_CA_CA5_SHIFT 0
mbed_official 324:406fd2029f23 2661 #define CAU_XOR_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA5_SHIFT))&CAU_XOR_CA_CA5_MASK)
mbed_official 324:406fd2029f23 2662 #define CAU_XOR_CA_CA6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2663 #define CAU_XOR_CA_CA6_SHIFT 0
mbed_official 324:406fd2029f23 2664 #define CAU_XOR_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA6_SHIFT))&CAU_XOR_CA_CA6_MASK)
mbed_official 324:406fd2029f23 2665 #define CAU_XOR_CA_CA7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2666 #define CAU_XOR_CA_CA7_SHIFT 0
mbed_official 324:406fd2029f23 2667 #define CAU_XOR_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA7_SHIFT))&CAU_XOR_CA_CA7_MASK)
mbed_official 324:406fd2029f23 2668 #define CAU_XOR_CA_CA8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2669 #define CAU_XOR_CA_CA8_SHIFT 0
mbed_official 324:406fd2029f23 2670 #define CAU_XOR_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_XOR_CA_CA8_SHIFT))&CAU_XOR_CA_CA8_MASK)
mbed_official 146:f64d43ff0c18 2671 /* ROTL_CASR Bit Fields */
mbed_official 146:f64d43ff0c18 2672 #define CAU_ROTL_CASR_IC_MASK 0x1u
mbed_official 146:f64d43ff0c18 2673 #define CAU_ROTL_CASR_IC_SHIFT 0
mbed_official 146:f64d43ff0c18 2674 #define CAU_ROTL_CASR_DPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 2675 #define CAU_ROTL_CASR_DPE_SHIFT 1
mbed_official 146:f64d43ff0c18 2676 #define CAU_ROTL_CASR_VER_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 2677 #define CAU_ROTL_CASR_VER_SHIFT 28
mbed_official 146:f64d43ff0c18 2678 #define CAU_ROTL_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CASR_VER_SHIFT))&CAU_ROTL_CASR_VER_MASK)
mbed_official 324:406fd2029f23 2679 /* ROTL_CAA Bit Fields */
mbed_official 324:406fd2029f23 2680 #define CAU_ROTL_CAA_ACC_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2681 #define CAU_ROTL_CAA_ACC_SHIFT 0
mbed_official 324:406fd2029f23 2682 #define CAU_ROTL_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CAA_ACC_SHIFT))&CAU_ROTL_CAA_ACC_MASK)
mbed_official 324:406fd2029f23 2683 /* ROTL_CA Bit Fields */
mbed_official 324:406fd2029f23 2684 #define CAU_ROTL_CA_CA0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2685 #define CAU_ROTL_CA_CA0_SHIFT 0
mbed_official 324:406fd2029f23 2686 #define CAU_ROTL_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA0_SHIFT))&CAU_ROTL_CA_CA0_MASK)
mbed_official 324:406fd2029f23 2687 #define CAU_ROTL_CA_CA1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2688 #define CAU_ROTL_CA_CA1_SHIFT 0
mbed_official 324:406fd2029f23 2689 #define CAU_ROTL_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA1_SHIFT))&CAU_ROTL_CA_CA1_MASK)
mbed_official 324:406fd2029f23 2690 #define CAU_ROTL_CA_CA2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2691 #define CAU_ROTL_CA_CA2_SHIFT 0
mbed_official 324:406fd2029f23 2692 #define CAU_ROTL_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA2_SHIFT))&CAU_ROTL_CA_CA2_MASK)
mbed_official 324:406fd2029f23 2693 #define CAU_ROTL_CA_CA3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2694 #define CAU_ROTL_CA_CA3_SHIFT 0
mbed_official 324:406fd2029f23 2695 #define CAU_ROTL_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA3_SHIFT))&CAU_ROTL_CA_CA3_MASK)
mbed_official 324:406fd2029f23 2696 #define CAU_ROTL_CA_CA4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2697 #define CAU_ROTL_CA_CA4_SHIFT 0
mbed_official 324:406fd2029f23 2698 #define CAU_ROTL_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA4_SHIFT))&CAU_ROTL_CA_CA4_MASK)
mbed_official 324:406fd2029f23 2699 #define CAU_ROTL_CA_CA5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2700 #define CAU_ROTL_CA_CA5_SHIFT 0
mbed_official 324:406fd2029f23 2701 #define CAU_ROTL_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA5_SHIFT))&CAU_ROTL_CA_CA5_MASK)
mbed_official 324:406fd2029f23 2702 #define CAU_ROTL_CA_CA6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2703 #define CAU_ROTL_CA_CA6_SHIFT 0
mbed_official 324:406fd2029f23 2704 #define CAU_ROTL_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA6_SHIFT))&CAU_ROTL_CA_CA6_MASK)
mbed_official 324:406fd2029f23 2705 #define CAU_ROTL_CA_CA7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2706 #define CAU_ROTL_CA_CA7_SHIFT 0
mbed_official 324:406fd2029f23 2707 #define CAU_ROTL_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA7_SHIFT))&CAU_ROTL_CA_CA7_MASK)
mbed_official 324:406fd2029f23 2708 #define CAU_ROTL_CA_CA8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2709 #define CAU_ROTL_CA_CA8_SHIFT 0
mbed_official 324:406fd2029f23 2710 #define CAU_ROTL_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_ROTL_CA_CA8_SHIFT))&CAU_ROTL_CA_CA8_MASK)
mbed_official 146:f64d43ff0c18 2711 /* AESC_CASR Bit Fields */
mbed_official 146:f64d43ff0c18 2712 #define CAU_AESC_CASR_IC_MASK 0x1u
mbed_official 146:f64d43ff0c18 2713 #define CAU_AESC_CASR_IC_SHIFT 0
mbed_official 146:f64d43ff0c18 2714 #define CAU_AESC_CASR_DPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 2715 #define CAU_AESC_CASR_DPE_SHIFT 1
mbed_official 146:f64d43ff0c18 2716 #define CAU_AESC_CASR_VER_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 2717 #define CAU_AESC_CASR_VER_SHIFT 28
mbed_official 146:f64d43ff0c18 2718 #define CAU_AESC_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CASR_VER_SHIFT))&CAU_AESC_CASR_VER_MASK)
mbed_official 324:406fd2029f23 2719 /* AESC_CAA Bit Fields */
mbed_official 324:406fd2029f23 2720 #define CAU_AESC_CAA_ACC_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2721 #define CAU_AESC_CAA_ACC_SHIFT 0
mbed_official 324:406fd2029f23 2722 #define CAU_AESC_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CAA_ACC_SHIFT))&CAU_AESC_CAA_ACC_MASK)
mbed_official 324:406fd2029f23 2723 /* AESC_CA Bit Fields */
mbed_official 324:406fd2029f23 2724 #define CAU_AESC_CA_CA0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2725 #define CAU_AESC_CA_CA0_SHIFT 0
mbed_official 324:406fd2029f23 2726 #define CAU_AESC_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA0_SHIFT))&CAU_AESC_CA_CA0_MASK)
mbed_official 324:406fd2029f23 2727 #define CAU_AESC_CA_CA1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2728 #define CAU_AESC_CA_CA1_SHIFT 0
mbed_official 324:406fd2029f23 2729 #define CAU_AESC_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA1_SHIFT))&CAU_AESC_CA_CA1_MASK)
mbed_official 324:406fd2029f23 2730 #define CAU_AESC_CA_CA2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2731 #define CAU_AESC_CA_CA2_SHIFT 0
mbed_official 324:406fd2029f23 2732 #define CAU_AESC_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA2_SHIFT))&CAU_AESC_CA_CA2_MASK)
mbed_official 324:406fd2029f23 2733 #define CAU_AESC_CA_CA3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2734 #define CAU_AESC_CA_CA3_SHIFT 0
mbed_official 324:406fd2029f23 2735 #define CAU_AESC_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA3_SHIFT))&CAU_AESC_CA_CA3_MASK)
mbed_official 324:406fd2029f23 2736 #define CAU_AESC_CA_CA4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2737 #define CAU_AESC_CA_CA4_SHIFT 0
mbed_official 324:406fd2029f23 2738 #define CAU_AESC_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA4_SHIFT))&CAU_AESC_CA_CA4_MASK)
mbed_official 324:406fd2029f23 2739 #define CAU_AESC_CA_CA5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2740 #define CAU_AESC_CA_CA5_SHIFT 0
mbed_official 324:406fd2029f23 2741 #define CAU_AESC_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA5_SHIFT))&CAU_AESC_CA_CA5_MASK)
mbed_official 324:406fd2029f23 2742 #define CAU_AESC_CA_CA6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2743 #define CAU_AESC_CA_CA6_SHIFT 0
mbed_official 324:406fd2029f23 2744 #define CAU_AESC_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA6_SHIFT))&CAU_AESC_CA_CA6_MASK)
mbed_official 324:406fd2029f23 2745 #define CAU_AESC_CA_CA7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2746 #define CAU_AESC_CA_CA7_SHIFT 0
mbed_official 324:406fd2029f23 2747 #define CAU_AESC_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA7_SHIFT))&CAU_AESC_CA_CA7_MASK)
mbed_official 324:406fd2029f23 2748 #define CAU_AESC_CA_CA8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2749 #define CAU_AESC_CA_CA8_SHIFT 0
mbed_official 324:406fd2029f23 2750 #define CAU_AESC_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESC_CA_CA8_SHIFT))&CAU_AESC_CA_CA8_MASK)
mbed_official 146:f64d43ff0c18 2751 /* AESIC_CASR Bit Fields */
mbed_official 146:f64d43ff0c18 2752 #define CAU_AESIC_CASR_IC_MASK 0x1u
mbed_official 146:f64d43ff0c18 2753 #define CAU_AESIC_CASR_IC_SHIFT 0
mbed_official 146:f64d43ff0c18 2754 #define CAU_AESIC_CASR_DPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 2755 #define CAU_AESIC_CASR_DPE_SHIFT 1
mbed_official 146:f64d43ff0c18 2756 #define CAU_AESIC_CASR_VER_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 2757 #define CAU_AESIC_CASR_VER_SHIFT 28
mbed_official 146:f64d43ff0c18 2758 #define CAU_AESIC_CASR_VER(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CASR_VER_SHIFT))&CAU_AESIC_CASR_VER_MASK)
mbed_official 324:406fd2029f23 2759 /* AESIC_CAA Bit Fields */
mbed_official 324:406fd2029f23 2760 #define CAU_AESIC_CAA_ACC_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2761 #define CAU_AESIC_CAA_ACC_SHIFT 0
mbed_official 324:406fd2029f23 2762 #define CAU_AESIC_CAA_ACC(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CAA_ACC_SHIFT))&CAU_AESIC_CAA_ACC_MASK)
mbed_official 324:406fd2029f23 2763 /* AESIC_CA Bit Fields */
mbed_official 324:406fd2029f23 2764 #define CAU_AESIC_CA_CA0_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2765 #define CAU_AESIC_CA_CA0_SHIFT 0
mbed_official 324:406fd2029f23 2766 #define CAU_AESIC_CA_CA0(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA0_SHIFT))&CAU_AESIC_CA_CA0_MASK)
mbed_official 324:406fd2029f23 2767 #define CAU_AESIC_CA_CA1_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2768 #define CAU_AESIC_CA_CA1_SHIFT 0
mbed_official 324:406fd2029f23 2769 #define CAU_AESIC_CA_CA1(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA1_SHIFT))&CAU_AESIC_CA_CA1_MASK)
mbed_official 324:406fd2029f23 2770 #define CAU_AESIC_CA_CA2_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2771 #define CAU_AESIC_CA_CA2_SHIFT 0
mbed_official 324:406fd2029f23 2772 #define CAU_AESIC_CA_CA2(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA2_SHIFT))&CAU_AESIC_CA_CA2_MASK)
mbed_official 324:406fd2029f23 2773 #define CAU_AESIC_CA_CA3_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2774 #define CAU_AESIC_CA_CA3_SHIFT 0
mbed_official 324:406fd2029f23 2775 #define CAU_AESIC_CA_CA3(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA3_SHIFT))&CAU_AESIC_CA_CA3_MASK)
mbed_official 324:406fd2029f23 2776 #define CAU_AESIC_CA_CA4_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2777 #define CAU_AESIC_CA_CA4_SHIFT 0
mbed_official 324:406fd2029f23 2778 #define CAU_AESIC_CA_CA4(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA4_SHIFT))&CAU_AESIC_CA_CA4_MASK)
mbed_official 324:406fd2029f23 2779 #define CAU_AESIC_CA_CA5_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2780 #define CAU_AESIC_CA_CA5_SHIFT 0
mbed_official 324:406fd2029f23 2781 #define CAU_AESIC_CA_CA5(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA5_SHIFT))&CAU_AESIC_CA_CA5_MASK)
mbed_official 324:406fd2029f23 2782 #define CAU_AESIC_CA_CA6_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2783 #define CAU_AESIC_CA_CA6_SHIFT 0
mbed_official 324:406fd2029f23 2784 #define CAU_AESIC_CA_CA6(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA6_SHIFT))&CAU_AESIC_CA_CA6_MASK)
mbed_official 324:406fd2029f23 2785 #define CAU_AESIC_CA_CA7_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2786 #define CAU_AESIC_CA_CA7_SHIFT 0
mbed_official 324:406fd2029f23 2787 #define CAU_AESIC_CA_CA7(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA7_SHIFT))&CAU_AESIC_CA_CA7_MASK)
mbed_official 324:406fd2029f23 2788 #define CAU_AESIC_CA_CA8_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 2789 #define CAU_AESIC_CA_CA8_SHIFT 0
mbed_official 324:406fd2029f23 2790 #define CAU_AESIC_CA_CA8(x) (((uint32_t)(((uint32_t)(x))<<CAU_AESIC_CA_CA8_SHIFT))&CAU_AESIC_CA_CA8_MASK)
mbed_official 146:f64d43ff0c18 2791
mbed_official 146:f64d43ff0c18 2792 /*!
mbed_official 146:f64d43ff0c18 2793 * @}
mbed_official 146:f64d43ff0c18 2794 */ /* end of group CAU_Register_Masks */
mbed_official 146:f64d43ff0c18 2795
mbed_official 146:f64d43ff0c18 2796
mbed_official 146:f64d43ff0c18 2797 /* CAU - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 2798 /** Peripheral CAU base address */
mbed_official 146:f64d43ff0c18 2799 #define CAU_BASE (0xE0081000u)
mbed_official 146:f64d43ff0c18 2800 /** Peripheral CAU base pointer */
mbed_official 146:f64d43ff0c18 2801 #define CAU ((CAU_Type *)CAU_BASE)
mbed_official 146:f64d43ff0c18 2802 #define CAU_BASE_PTR (CAU)
mbed_official 324:406fd2029f23 2803 /** Array initializer of CAU peripheral base addresses */
mbed_official 324:406fd2029f23 2804 #define CAU_BASE_ADDRS { CAU_BASE }
mbed_official 146:f64d43ff0c18 2805 /** Array initializer of CAU peripheral base pointers */
mbed_official 324:406fd2029f23 2806 #define CAU_BASE_PTRS { CAU }
mbed_official 146:f64d43ff0c18 2807
mbed_official 146:f64d43ff0c18 2808 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 2809 -- CAU - Register accessor macros
mbed_official 146:f64d43ff0c18 2810 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 2811
mbed_official 146:f64d43ff0c18 2812 /*!
mbed_official 146:f64d43ff0c18 2813 * @addtogroup CAU_Register_Accessor_Macros CAU - Register accessor macros
mbed_official 146:f64d43ff0c18 2814 * @{
mbed_official 146:f64d43ff0c18 2815 */
mbed_official 146:f64d43ff0c18 2816
mbed_official 146:f64d43ff0c18 2817
mbed_official 146:f64d43ff0c18 2818 /* CAU - Register instance definitions */
mbed_official 146:f64d43ff0c18 2819 /* CAU */
mbed_official 146:f64d43ff0c18 2820 #define CAU_DIRECT0 CAU_DIRECT_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2821 #define CAU_DIRECT1 CAU_DIRECT_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2822 #define CAU_DIRECT2 CAU_DIRECT_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2823 #define CAU_DIRECT3 CAU_DIRECT_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2824 #define CAU_DIRECT4 CAU_DIRECT_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2825 #define CAU_DIRECT5 CAU_DIRECT_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2826 #define CAU_DIRECT6 CAU_DIRECT_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2827 #define CAU_DIRECT7 CAU_DIRECT_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2828 #define CAU_DIRECT8 CAU_DIRECT_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2829 #define CAU_DIRECT9 CAU_DIRECT_REG(CAU,9)
mbed_official 146:f64d43ff0c18 2830 #define CAU_DIRECT10 CAU_DIRECT_REG(CAU,10)
mbed_official 146:f64d43ff0c18 2831 #define CAU_DIRECT11 CAU_DIRECT_REG(CAU,11)
mbed_official 146:f64d43ff0c18 2832 #define CAU_DIRECT12 CAU_DIRECT_REG(CAU,12)
mbed_official 146:f64d43ff0c18 2833 #define CAU_DIRECT13 CAU_DIRECT_REG(CAU,13)
mbed_official 146:f64d43ff0c18 2834 #define CAU_DIRECT14 CAU_DIRECT_REG(CAU,14)
mbed_official 146:f64d43ff0c18 2835 #define CAU_DIRECT15 CAU_DIRECT_REG(CAU,15)
mbed_official 146:f64d43ff0c18 2836 #define CAU_LDR_CASR CAU_LDR_CASR_REG(CAU)
mbed_official 146:f64d43ff0c18 2837 #define CAU_LDR_CAA CAU_LDR_CAA_REG(CAU)
mbed_official 146:f64d43ff0c18 2838 #define CAU_LDR_CA0 CAU_LDR_CA_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2839 #define CAU_LDR_CA1 CAU_LDR_CA_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2840 #define CAU_LDR_CA2 CAU_LDR_CA_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2841 #define CAU_LDR_CA3 CAU_LDR_CA_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2842 #define CAU_LDR_CA4 CAU_LDR_CA_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2843 #define CAU_LDR_CA5 CAU_LDR_CA_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2844 #define CAU_LDR_CA6 CAU_LDR_CA_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2845 #define CAU_LDR_CA7 CAU_LDR_CA_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2846 #define CAU_LDR_CA8 CAU_LDR_CA_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2847 #define CAU_STR_CASR CAU_STR_CASR_REG(CAU)
mbed_official 146:f64d43ff0c18 2848 #define CAU_STR_CAA CAU_STR_CAA_REG(CAU)
mbed_official 146:f64d43ff0c18 2849 #define CAU_STR_CA0 CAU_STR_CA_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2850 #define CAU_STR_CA1 CAU_STR_CA_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2851 #define CAU_STR_CA2 CAU_STR_CA_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2852 #define CAU_STR_CA3 CAU_STR_CA_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2853 #define CAU_STR_CA4 CAU_STR_CA_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2854 #define CAU_STR_CA5 CAU_STR_CA_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2855 #define CAU_STR_CA6 CAU_STR_CA_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2856 #define CAU_STR_CA7 CAU_STR_CA_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2857 #define CAU_STR_CA8 CAU_STR_CA_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2858 #define CAU_ADR_CASR CAU_ADR_CASR_REG(CAU)
mbed_official 146:f64d43ff0c18 2859 #define CAU_ADR_CAA CAU_ADR_CAA_REG(CAU)
mbed_official 146:f64d43ff0c18 2860 #define CAU_ADR_CA0 CAU_ADR_CA_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2861 #define CAU_ADR_CA1 CAU_ADR_CA_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2862 #define CAU_ADR_CA2 CAU_ADR_CA_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2863 #define CAU_ADR_CA3 CAU_ADR_CA_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2864 #define CAU_ADR_CA4 CAU_ADR_CA_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2865 #define CAU_ADR_CA5 CAU_ADR_CA_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2866 #define CAU_ADR_CA6 CAU_ADR_CA_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2867 #define CAU_ADR_CA7 CAU_ADR_CA_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2868 #define CAU_ADR_CA8 CAU_ADR_CA_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2869 #define CAU_RADR_CASR CAU_RADR_CASR_REG(CAU)
mbed_official 146:f64d43ff0c18 2870 #define CAU_RADR_CAA CAU_RADR_CAA_REG(CAU)
mbed_official 146:f64d43ff0c18 2871 #define CAU_RADR_CA0 CAU_RADR_CA_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2872 #define CAU_RADR_CA1 CAU_RADR_CA_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2873 #define CAU_RADR_CA2 CAU_RADR_CA_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2874 #define CAU_RADR_CA3 CAU_RADR_CA_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2875 #define CAU_RADR_CA4 CAU_RADR_CA_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2876 #define CAU_RADR_CA5 CAU_RADR_CA_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2877 #define CAU_RADR_CA6 CAU_RADR_CA_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2878 #define CAU_RADR_CA7 CAU_RADR_CA_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2879 #define CAU_RADR_CA8 CAU_RADR_CA_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2880 #define CAU_XOR_CASR CAU_XOR_CASR_REG(CAU)
mbed_official 146:f64d43ff0c18 2881 #define CAU_XOR_CAA CAU_XOR_CAA_REG(CAU)
mbed_official 146:f64d43ff0c18 2882 #define CAU_XOR_CA0 CAU_XOR_CA_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2883 #define CAU_XOR_CA1 CAU_XOR_CA_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2884 #define CAU_XOR_CA2 CAU_XOR_CA_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2885 #define CAU_XOR_CA3 CAU_XOR_CA_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2886 #define CAU_XOR_CA4 CAU_XOR_CA_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2887 #define CAU_XOR_CA5 CAU_XOR_CA_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2888 #define CAU_XOR_CA6 CAU_XOR_CA_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2889 #define CAU_XOR_CA7 CAU_XOR_CA_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2890 #define CAU_XOR_CA8 CAU_XOR_CA_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2891 #define CAU_ROTL_CASR CAU_ROTL_CASR_REG(CAU)
mbed_official 146:f64d43ff0c18 2892 #define CAU_ROTL_CAA CAU_ROTL_CAA_REG(CAU)
mbed_official 146:f64d43ff0c18 2893 #define CAU_ROTL_CA0 CAU_ROTL_CA_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2894 #define CAU_ROTL_CA1 CAU_ROTL_CA_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2895 #define CAU_ROTL_CA2 CAU_ROTL_CA_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2896 #define CAU_ROTL_CA3 CAU_ROTL_CA_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2897 #define CAU_ROTL_CA4 CAU_ROTL_CA_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2898 #define CAU_ROTL_CA5 CAU_ROTL_CA_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2899 #define CAU_ROTL_CA6 CAU_ROTL_CA_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2900 #define CAU_ROTL_CA7 CAU_ROTL_CA_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2901 #define CAU_ROTL_CA8 CAU_ROTL_CA_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2902 #define CAU_AESC_CASR CAU_AESC_CASR_REG(CAU)
mbed_official 146:f64d43ff0c18 2903 #define CAU_AESC_CAA CAU_AESC_CAA_REG(CAU)
mbed_official 146:f64d43ff0c18 2904 #define CAU_AESC_CA0 CAU_AESC_CA_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2905 #define CAU_AESC_CA1 CAU_AESC_CA_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2906 #define CAU_AESC_CA2 CAU_AESC_CA_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2907 #define CAU_AESC_CA3 CAU_AESC_CA_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2908 #define CAU_AESC_CA4 CAU_AESC_CA_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2909 #define CAU_AESC_CA5 CAU_AESC_CA_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2910 #define CAU_AESC_CA6 CAU_AESC_CA_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2911 #define CAU_AESC_CA7 CAU_AESC_CA_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2912 #define CAU_AESC_CA8 CAU_AESC_CA_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2913 #define CAU_AESIC_CASR CAU_AESIC_CASR_REG(CAU)
mbed_official 146:f64d43ff0c18 2914 #define CAU_AESIC_CAA CAU_AESIC_CAA_REG(CAU)
mbed_official 146:f64d43ff0c18 2915 #define CAU_AESIC_CA0 CAU_AESIC_CA_REG(CAU,0)
mbed_official 146:f64d43ff0c18 2916 #define CAU_AESIC_CA1 CAU_AESIC_CA_REG(CAU,1)
mbed_official 146:f64d43ff0c18 2917 #define CAU_AESIC_CA2 CAU_AESIC_CA_REG(CAU,2)
mbed_official 146:f64d43ff0c18 2918 #define CAU_AESIC_CA3 CAU_AESIC_CA_REG(CAU,3)
mbed_official 146:f64d43ff0c18 2919 #define CAU_AESIC_CA4 CAU_AESIC_CA_REG(CAU,4)
mbed_official 146:f64d43ff0c18 2920 #define CAU_AESIC_CA5 CAU_AESIC_CA_REG(CAU,5)
mbed_official 146:f64d43ff0c18 2921 #define CAU_AESIC_CA6 CAU_AESIC_CA_REG(CAU,6)
mbed_official 146:f64d43ff0c18 2922 #define CAU_AESIC_CA7 CAU_AESIC_CA_REG(CAU,7)
mbed_official 146:f64d43ff0c18 2923 #define CAU_AESIC_CA8 CAU_AESIC_CA_REG(CAU,8)
mbed_official 146:f64d43ff0c18 2924
mbed_official 146:f64d43ff0c18 2925 /* CAU - Register array accessors */
mbed_official 146:f64d43ff0c18 2926 #define CAU_DIRECT(index) CAU_DIRECT_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2927 #define CAU_LDR_CA(index) CAU_LDR_CA_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2928 #define CAU_STR_CA(index) CAU_STR_CA_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2929 #define CAU_ADR_CA(index) CAU_ADR_CA_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2930 #define CAU_RADR_CA(index) CAU_RADR_CA_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2931 #define CAU_XOR_CA(index) CAU_XOR_CA_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2932 #define CAU_ROTL_CA(index) CAU_ROTL_CA_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2933 #define CAU_AESC_CA(index) CAU_AESC_CA_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2934 #define CAU_AESIC_CA(index) CAU_AESIC_CA_REG(CAU,index)
mbed_official 146:f64d43ff0c18 2935
mbed_official 146:f64d43ff0c18 2936 /*!
mbed_official 146:f64d43ff0c18 2937 * @}
mbed_official 146:f64d43ff0c18 2938 */ /* end of group CAU_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 2939
mbed_official 146:f64d43ff0c18 2940
mbed_official 146:f64d43ff0c18 2941 /*!
mbed_official 146:f64d43ff0c18 2942 * @}
mbed_official 146:f64d43ff0c18 2943 */ /* end of group CAU_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 2944
mbed_official 146:f64d43ff0c18 2945
mbed_official 146:f64d43ff0c18 2946 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 2947 -- CMP Peripheral Access Layer
mbed_official 146:f64d43ff0c18 2948 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 2949
mbed_official 146:f64d43ff0c18 2950 /*!
mbed_official 146:f64d43ff0c18 2951 * @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer
mbed_official 146:f64d43ff0c18 2952 * @{
mbed_official 146:f64d43ff0c18 2953 */
mbed_official 146:f64d43ff0c18 2954
mbed_official 146:f64d43ff0c18 2955 /** CMP - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 2956 typedef struct {
mbed_official 146:f64d43ff0c18 2957 __IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
mbed_official 146:f64d43ff0c18 2958 __IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
mbed_official 146:f64d43ff0c18 2959 __IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
mbed_official 146:f64d43ff0c18 2960 __IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
mbed_official 146:f64d43ff0c18 2961 __IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 2962 __IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
mbed_official 146:f64d43ff0c18 2963 } CMP_Type, *CMP_MemMapPtr;
mbed_official 146:f64d43ff0c18 2964
mbed_official 146:f64d43ff0c18 2965 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 2966 -- CMP - Register accessor macros
mbed_official 146:f64d43ff0c18 2967 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 2968
mbed_official 146:f64d43ff0c18 2969 /*!
mbed_official 146:f64d43ff0c18 2970 * @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor macros
mbed_official 146:f64d43ff0c18 2971 * @{
mbed_official 146:f64d43ff0c18 2972 */
mbed_official 146:f64d43ff0c18 2973
mbed_official 146:f64d43ff0c18 2974
mbed_official 146:f64d43ff0c18 2975 /* CMP - Register accessors */
mbed_official 146:f64d43ff0c18 2976 #define CMP_CR0_REG(base) ((base)->CR0)
mbed_official 146:f64d43ff0c18 2977 #define CMP_CR1_REG(base) ((base)->CR1)
mbed_official 146:f64d43ff0c18 2978 #define CMP_FPR_REG(base) ((base)->FPR)
mbed_official 146:f64d43ff0c18 2979 #define CMP_SCR_REG(base) ((base)->SCR)
mbed_official 146:f64d43ff0c18 2980 #define CMP_DACCR_REG(base) ((base)->DACCR)
mbed_official 146:f64d43ff0c18 2981 #define CMP_MUXCR_REG(base) ((base)->MUXCR)
mbed_official 146:f64d43ff0c18 2982
mbed_official 146:f64d43ff0c18 2983 /*!
mbed_official 146:f64d43ff0c18 2984 * @}
mbed_official 146:f64d43ff0c18 2985 */ /* end of group CMP_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 2986
mbed_official 146:f64d43ff0c18 2987
mbed_official 146:f64d43ff0c18 2988 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 2989 -- CMP Register Masks
mbed_official 146:f64d43ff0c18 2990 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 2991
mbed_official 146:f64d43ff0c18 2992 /*!
mbed_official 146:f64d43ff0c18 2993 * @addtogroup CMP_Register_Masks CMP Register Masks
mbed_official 146:f64d43ff0c18 2994 * @{
mbed_official 146:f64d43ff0c18 2995 */
mbed_official 146:f64d43ff0c18 2996
mbed_official 146:f64d43ff0c18 2997 /* CR0 Bit Fields */
mbed_official 146:f64d43ff0c18 2998 #define CMP_CR0_HYSTCTR_MASK 0x3u
mbed_official 146:f64d43ff0c18 2999 #define CMP_CR0_HYSTCTR_SHIFT 0
mbed_official 146:f64d43ff0c18 3000 #define CMP_CR0_HYSTCTR(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_HYSTCTR_SHIFT))&CMP_CR0_HYSTCTR_MASK)
mbed_official 146:f64d43ff0c18 3001 #define CMP_CR0_FILTER_CNT_MASK 0x70u
mbed_official 146:f64d43ff0c18 3002 #define CMP_CR0_FILTER_CNT_SHIFT 4
mbed_official 146:f64d43ff0c18 3003 #define CMP_CR0_FILTER_CNT(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR0_FILTER_CNT_SHIFT))&CMP_CR0_FILTER_CNT_MASK)
mbed_official 146:f64d43ff0c18 3004 /* CR1 Bit Fields */
mbed_official 146:f64d43ff0c18 3005 #define CMP_CR1_EN_MASK 0x1u
mbed_official 146:f64d43ff0c18 3006 #define CMP_CR1_EN_SHIFT 0
mbed_official 146:f64d43ff0c18 3007 #define CMP_CR1_OPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 3008 #define CMP_CR1_OPE_SHIFT 1
mbed_official 146:f64d43ff0c18 3009 #define CMP_CR1_COS_MASK 0x4u
mbed_official 146:f64d43ff0c18 3010 #define CMP_CR1_COS_SHIFT 2
mbed_official 146:f64d43ff0c18 3011 #define CMP_CR1_INV_MASK 0x8u
mbed_official 146:f64d43ff0c18 3012 #define CMP_CR1_INV_SHIFT 3
mbed_official 146:f64d43ff0c18 3013 #define CMP_CR1_PMODE_MASK 0x10u
mbed_official 146:f64d43ff0c18 3014 #define CMP_CR1_PMODE_SHIFT 4
mbed_official 146:f64d43ff0c18 3015 #define CMP_CR1_WE_MASK 0x40u
mbed_official 146:f64d43ff0c18 3016 #define CMP_CR1_WE_SHIFT 6
mbed_official 146:f64d43ff0c18 3017 #define CMP_CR1_SE_MASK 0x80u
mbed_official 146:f64d43ff0c18 3018 #define CMP_CR1_SE_SHIFT 7
mbed_official 146:f64d43ff0c18 3019 /* FPR Bit Fields */
mbed_official 146:f64d43ff0c18 3020 #define CMP_FPR_FILT_PER_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3021 #define CMP_FPR_FILT_PER_SHIFT 0
mbed_official 146:f64d43ff0c18 3022 #define CMP_FPR_FILT_PER(x) (((uint8_t)(((uint8_t)(x))<<CMP_FPR_FILT_PER_SHIFT))&CMP_FPR_FILT_PER_MASK)
mbed_official 146:f64d43ff0c18 3023 /* SCR Bit Fields */
mbed_official 146:f64d43ff0c18 3024 #define CMP_SCR_COUT_MASK 0x1u
mbed_official 146:f64d43ff0c18 3025 #define CMP_SCR_COUT_SHIFT 0
mbed_official 146:f64d43ff0c18 3026 #define CMP_SCR_CFF_MASK 0x2u
mbed_official 146:f64d43ff0c18 3027 #define CMP_SCR_CFF_SHIFT 1
mbed_official 146:f64d43ff0c18 3028 #define CMP_SCR_CFR_MASK 0x4u
mbed_official 146:f64d43ff0c18 3029 #define CMP_SCR_CFR_SHIFT 2
mbed_official 146:f64d43ff0c18 3030 #define CMP_SCR_IEF_MASK 0x8u
mbed_official 146:f64d43ff0c18 3031 #define CMP_SCR_IEF_SHIFT 3
mbed_official 146:f64d43ff0c18 3032 #define CMP_SCR_IER_MASK 0x10u
mbed_official 146:f64d43ff0c18 3033 #define CMP_SCR_IER_SHIFT 4
mbed_official 146:f64d43ff0c18 3034 #define CMP_SCR_DMAEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 3035 #define CMP_SCR_DMAEN_SHIFT 6
mbed_official 146:f64d43ff0c18 3036 /* DACCR Bit Fields */
mbed_official 146:f64d43ff0c18 3037 #define CMP_DACCR_VOSEL_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 3038 #define CMP_DACCR_VOSEL_SHIFT 0
mbed_official 146:f64d43ff0c18 3039 #define CMP_DACCR_VOSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_DACCR_VOSEL_SHIFT))&CMP_DACCR_VOSEL_MASK)
mbed_official 146:f64d43ff0c18 3040 #define CMP_DACCR_VRSEL_MASK 0x40u
mbed_official 146:f64d43ff0c18 3041 #define CMP_DACCR_VRSEL_SHIFT 6
mbed_official 146:f64d43ff0c18 3042 #define CMP_DACCR_DACEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 3043 #define CMP_DACCR_DACEN_SHIFT 7
mbed_official 146:f64d43ff0c18 3044 /* MUXCR Bit Fields */
mbed_official 146:f64d43ff0c18 3045 #define CMP_MUXCR_MSEL_MASK 0x7u
mbed_official 146:f64d43ff0c18 3046 #define CMP_MUXCR_MSEL_SHIFT 0
mbed_official 146:f64d43ff0c18 3047 #define CMP_MUXCR_MSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_MSEL_SHIFT))&CMP_MUXCR_MSEL_MASK)
mbed_official 146:f64d43ff0c18 3048 #define CMP_MUXCR_PSEL_MASK 0x38u
mbed_official 146:f64d43ff0c18 3049 #define CMP_MUXCR_PSEL_SHIFT 3
mbed_official 146:f64d43ff0c18 3050 #define CMP_MUXCR_PSEL(x) (((uint8_t)(((uint8_t)(x))<<CMP_MUXCR_PSEL_SHIFT))&CMP_MUXCR_PSEL_MASK)
mbed_official 146:f64d43ff0c18 3051 #define CMP_MUXCR_PSTM_MASK 0x80u
mbed_official 146:f64d43ff0c18 3052 #define CMP_MUXCR_PSTM_SHIFT 7
mbed_official 146:f64d43ff0c18 3053
mbed_official 146:f64d43ff0c18 3054 /*!
mbed_official 146:f64d43ff0c18 3055 * @}
mbed_official 146:f64d43ff0c18 3056 */ /* end of group CMP_Register_Masks */
mbed_official 146:f64d43ff0c18 3057
mbed_official 146:f64d43ff0c18 3058
mbed_official 146:f64d43ff0c18 3059 /* CMP - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 3060 /** Peripheral CMP0 base address */
mbed_official 146:f64d43ff0c18 3061 #define CMP0_BASE (0x40073000u)
mbed_official 146:f64d43ff0c18 3062 /** Peripheral CMP0 base pointer */
mbed_official 146:f64d43ff0c18 3063 #define CMP0 ((CMP_Type *)CMP0_BASE)
mbed_official 146:f64d43ff0c18 3064 #define CMP0_BASE_PTR (CMP0)
mbed_official 146:f64d43ff0c18 3065 /** Peripheral CMP1 base address */
mbed_official 146:f64d43ff0c18 3066 #define CMP1_BASE (0x40073008u)
mbed_official 146:f64d43ff0c18 3067 /** Peripheral CMP1 base pointer */
mbed_official 146:f64d43ff0c18 3068 #define CMP1 ((CMP_Type *)CMP1_BASE)
mbed_official 146:f64d43ff0c18 3069 #define CMP1_BASE_PTR (CMP1)
mbed_official 146:f64d43ff0c18 3070 /** Peripheral CMP2 base address */
mbed_official 146:f64d43ff0c18 3071 #define CMP2_BASE (0x40073010u)
mbed_official 146:f64d43ff0c18 3072 /** Peripheral CMP2 base pointer */
mbed_official 146:f64d43ff0c18 3073 #define CMP2 ((CMP_Type *)CMP2_BASE)
mbed_official 146:f64d43ff0c18 3074 #define CMP2_BASE_PTR (CMP2)
mbed_official 324:406fd2029f23 3075 /** Array initializer of CMP peripheral base addresses */
mbed_official 324:406fd2029f23 3076 #define CMP_BASE_ADDRS { CMP0_BASE, CMP1_BASE, CMP2_BASE }
mbed_official 146:f64d43ff0c18 3077 /** Array initializer of CMP peripheral base pointers */
mbed_official 324:406fd2029f23 3078 #define CMP_BASE_PTRS { CMP0, CMP1, CMP2 }
mbed_official 324:406fd2029f23 3079 /** Interrupt vectors for the CMP peripheral type */
mbed_official 324:406fd2029f23 3080 #define CMP_IRQS { CMP0_IRQn, CMP1_IRQn, CMP2_IRQn }
mbed_official 146:f64d43ff0c18 3081
mbed_official 146:f64d43ff0c18 3082 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3083 -- CMP - Register accessor macros
mbed_official 146:f64d43ff0c18 3084 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3085
mbed_official 146:f64d43ff0c18 3086 /*!
mbed_official 146:f64d43ff0c18 3087 * @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor macros
mbed_official 146:f64d43ff0c18 3088 * @{
mbed_official 146:f64d43ff0c18 3089 */
mbed_official 146:f64d43ff0c18 3090
mbed_official 146:f64d43ff0c18 3091
mbed_official 146:f64d43ff0c18 3092 /* CMP - Register instance definitions */
mbed_official 146:f64d43ff0c18 3093 /* CMP0 */
mbed_official 146:f64d43ff0c18 3094 #define CMP0_CR0 CMP_CR0_REG(CMP0)
mbed_official 146:f64d43ff0c18 3095 #define CMP0_CR1 CMP_CR1_REG(CMP0)
mbed_official 146:f64d43ff0c18 3096 #define CMP0_FPR CMP_FPR_REG(CMP0)
mbed_official 146:f64d43ff0c18 3097 #define CMP0_SCR CMP_SCR_REG(CMP0)
mbed_official 146:f64d43ff0c18 3098 #define CMP0_DACCR CMP_DACCR_REG(CMP0)
mbed_official 146:f64d43ff0c18 3099 #define CMP0_MUXCR CMP_MUXCR_REG(CMP0)
mbed_official 146:f64d43ff0c18 3100 /* CMP1 */
mbed_official 146:f64d43ff0c18 3101 #define CMP1_CR0 CMP_CR0_REG(CMP1)
mbed_official 146:f64d43ff0c18 3102 #define CMP1_CR1 CMP_CR1_REG(CMP1)
mbed_official 146:f64d43ff0c18 3103 #define CMP1_FPR CMP_FPR_REG(CMP1)
mbed_official 146:f64d43ff0c18 3104 #define CMP1_SCR CMP_SCR_REG(CMP1)
mbed_official 146:f64d43ff0c18 3105 #define CMP1_DACCR CMP_DACCR_REG(CMP1)
mbed_official 146:f64d43ff0c18 3106 #define CMP1_MUXCR CMP_MUXCR_REG(CMP1)
mbed_official 146:f64d43ff0c18 3107 /* CMP2 */
mbed_official 146:f64d43ff0c18 3108 #define CMP2_CR0 CMP_CR0_REG(CMP2)
mbed_official 146:f64d43ff0c18 3109 #define CMP2_CR1 CMP_CR1_REG(CMP2)
mbed_official 146:f64d43ff0c18 3110 #define CMP2_FPR CMP_FPR_REG(CMP2)
mbed_official 146:f64d43ff0c18 3111 #define CMP2_SCR CMP_SCR_REG(CMP2)
mbed_official 146:f64d43ff0c18 3112 #define CMP2_DACCR CMP_DACCR_REG(CMP2)
mbed_official 146:f64d43ff0c18 3113 #define CMP2_MUXCR CMP_MUXCR_REG(CMP2)
mbed_official 146:f64d43ff0c18 3114
mbed_official 146:f64d43ff0c18 3115 /*!
mbed_official 146:f64d43ff0c18 3116 * @}
mbed_official 146:f64d43ff0c18 3117 */ /* end of group CMP_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 3118
mbed_official 146:f64d43ff0c18 3119
mbed_official 146:f64d43ff0c18 3120 /*!
mbed_official 146:f64d43ff0c18 3121 * @}
mbed_official 146:f64d43ff0c18 3122 */ /* end of group CMP_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 3123
mbed_official 146:f64d43ff0c18 3124
mbed_official 146:f64d43ff0c18 3125 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3126 -- CMT Peripheral Access Layer
mbed_official 146:f64d43ff0c18 3127 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3128
mbed_official 146:f64d43ff0c18 3129 /*!
mbed_official 146:f64d43ff0c18 3130 * @addtogroup CMT_Peripheral_Access_Layer CMT Peripheral Access Layer
mbed_official 146:f64d43ff0c18 3131 * @{
mbed_official 146:f64d43ff0c18 3132 */
mbed_official 146:f64d43ff0c18 3133
mbed_official 146:f64d43ff0c18 3134 /** CMT - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 3135 typedef struct {
mbed_official 146:f64d43ff0c18 3136 __IO uint8_t CGH1; /**< CMT Carrier Generator High Data Register 1, offset: 0x0 */
mbed_official 146:f64d43ff0c18 3137 __IO uint8_t CGL1; /**< CMT Carrier Generator Low Data Register 1, offset: 0x1 */
mbed_official 146:f64d43ff0c18 3138 __IO uint8_t CGH2; /**< CMT Carrier Generator High Data Register 2, offset: 0x2 */
mbed_official 146:f64d43ff0c18 3139 __IO uint8_t CGL2; /**< CMT Carrier Generator Low Data Register 2, offset: 0x3 */
mbed_official 146:f64d43ff0c18 3140 __IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 3141 __IO uint8_t MSC; /**< CMT Modulator Status and Control Register, offset: 0x5 */
mbed_official 146:f64d43ff0c18 3142 __IO uint8_t CMD1; /**< CMT Modulator Data Register Mark High, offset: 0x6 */
mbed_official 146:f64d43ff0c18 3143 __IO uint8_t CMD2; /**< CMT Modulator Data Register Mark Low, offset: 0x7 */
mbed_official 146:f64d43ff0c18 3144 __IO uint8_t CMD3; /**< CMT Modulator Data Register Space High, offset: 0x8 */
mbed_official 146:f64d43ff0c18 3145 __IO uint8_t CMD4; /**< CMT Modulator Data Register Space Low, offset: 0x9 */
mbed_official 146:f64d43ff0c18 3146 __IO uint8_t PPS; /**< CMT Primary Prescaler Register, offset: 0xA */
mbed_official 146:f64d43ff0c18 3147 __IO uint8_t DMA; /**< CMT Direct Memory Access Register, offset: 0xB */
mbed_official 146:f64d43ff0c18 3148 } CMT_Type, *CMT_MemMapPtr;
mbed_official 146:f64d43ff0c18 3149
mbed_official 146:f64d43ff0c18 3150 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3151 -- CMT - Register accessor macros
mbed_official 146:f64d43ff0c18 3152 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3153
mbed_official 146:f64d43ff0c18 3154 /*!
mbed_official 146:f64d43ff0c18 3155 * @addtogroup CMT_Register_Accessor_Macros CMT - Register accessor macros
mbed_official 146:f64d43ff0c18 3156 * @{
mbed_official 146:f64d43ff0c18 3157 */
mbed_official 146:f64d43ff0c18 3158
mbed_official 146:f64d43ff0c18 3159
mbed_official 146:f64d43ff0c18 3160 /* CMT - Register accessors */
mbed_official 146:f64d43ff0c18 3161 #define CMT_CGH1_REG(base) ((base)->CGH1)
mbed_official 146:f64d43ff0c18 3162 #define CMT_CGL1_REG(base) ((base)->CGL1)
mbed_official 146:f64d43ff0c18 3163 #define CMT_CGH2_REG(base) ((base)->CGH2)
mbed_official 146:f64d43ff0c18 3164 #define CMT_CGL2_REG(base) ((base)->CGL2)
mbed_official 146:f64d43ff0c18 3165 #define CMT_OC_REG(base) ((base)->OC)
mbed_official 146:f64d43ff0c18 3166 #define CMT_MSC_REG(base) ((base)->MSC)
mbed_official 146:f64d43ff0c18 3167 #define CMT_CMD1_REG(base) ((base)->CMD1)
mbed_official 146:f64d43ff0c18 3168 #define CMT_CMD2_REG(base) ((base)->CMD2)
mbed_official 146:f64d43ff0c18 3169 #define CMT_CMD3_REG(base) ((base)->CMD3)
mbed_official 146:f64d43ff0c18 3170 #define CMT_CMD4_REG(base) ((base)->CMD4)
mbed_official 146:f64d43ff0c18 3171 #define CMT_PPS_REG(base) ((base)->PPS)
mbed_official 146:f64d43ff0c18 3172 #define CMT_DMA_REG(base) ((base)->DMA)
mbed_official 146:f64d43ff0c18 3173
mbed_official 146:f64d43ff0c18 3174 /*!
mbed_official 146:f64d43ff0c18 3175 * @}
mbed_official 146:f64d43ff0c18 3176 */ /* end of group CMT_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 3177
mbed_official 146:f64d43ff0c18 3178
mbed_official 146:f64d43ff0c18 3179 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3180 -- CMT Register Masks
mbed_official 146:f64d43ff0c18 3181 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3182
mbed_official 146:f64d43ff0c18 3183 /*!
mbed_official 146:f64d43ff0c18 3184 * @addtogroup CMT_Register_Masks CMT Register Masks
mbed_official 146:f64d43ff0c18 3185 * @{
mbed_official 146:f64d43ff0c18 3186 */
mbed_official 146:f64d43ff0c18 3187
mbed_official 146:f64d43ff0c18 3188 /* CGH1 Bit Fields */
mbed_official 146:f64d43ff0c18 3189 #define CMT_CGH1_PH_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3190 #define CMT_CGH1_PH_SHIFT 0
mbed_official 146:f64d43ff0c18 3191 #define CMT_CGH1_PH(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGH1_PH_SHIFT))&CMT_CGH1_PH_MASK)
mbed_official 146:f64d43ff0c18 3192 /* CGL1 Bit Fields */
mbed_official 146:f64d43ff0c18 3193 #define CMT_CGL1_PL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3194 #define CMT_CGL1_PL_SHIFT 0
mbed_official 146:f64d43ff0c18 3195 #define CMT_CGL1_PL(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGL1_PL_SHIFT))&CMT_CGL1_PL_MASK)
mbed_official 146:f64d43ff0c18 3196 /* CGH2 Bit Fields */
mbed_official 146:f64d43ff0c18 3197 #define CMT_CGH2_SH_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3198 #define CMT_CGH2_SH_SHIFT 0
mbed_official 146:f64d43ff0c18 3199 #define CMT_CGH2_SH(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGH2_SH_SHIFT))&CMT_CGH2_SH_MASK)
mbed_official 146:f64d43ff0c18 3200 /* CGL2 Bit Fields */
mbed_official 146:f64d43ff0c18 3201 #define CMT_CGL2_SL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3202 #define CMT_CGL2_SL_SHIFT 0
mbed_official 146:f64d43ff0c18 3203 #define CMT_CGL2_SL(x) (((uint8_t)(((uint8_t)(x))<<CMT_CGL2_SL_SHIFT))&CMT_CGL2_SL_MASK)
mbed_official 146:f64d43ff0c18 3204 /* OC Bit Fields */
mbed_official 146:f64d43ff0c18 3205 #define CMT_OC_IROPEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 3206 #define CMT_OC_IROPEN_SHIFT 5
mbed_official 146:f64d43ff0c18 3207 #define CMT_OC_CMTPOL_MASK 0x40u
mbed_official 146:f64d43ff0c18 3208 #define CMT_OC_CMTPOL_SHIFT 6
mbed_official 146:f64d43ff0c18 3209 #define CMT_OC_IROL_MASK 0x80u
mbed_official 146:f64d43ff0c18 3210 #define CMT_OC_IROL_SHIFT 7
mbed_official 146:f64d43ff0c18 3211 /* MSC Bit Fields */
mbed_official 146:f64d43ff0c18 3212 #define CMT_MSC_MCGEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 3213 #define CMT_MSC_MCGEN_SHIFT 0
mbed_official 146:f64d43ff0c18 3214 #define CMT_MSC_EOCIE_MASK 0x2u
mbed_official 146:f64d43ff0c18 3215 #define CMT_MSC_EOCIE_SHIFT 1
mbed_official 146:f64d43ff0c18 3216 #define CMT_MSC_FSK_MASK 0x4u
mbed_official 146:f64d43ff0c18 3217 #define CMT_MSC_FSK_SHIFT 2
mbed_official 146:f64d43ff0c18 3218 #define CMT_MSC_BASE_MASK 0x8u
mbed_official 146:f64d43ff0c18 3219 #define CMT_MSC_BASE_SHIFT 3
mbed_official 146:f64d43ff0c18 3220 #define CMT_MSC_EXSPC_MASK 0x10u
mbed_official 146:f64d43ff0c18 3221 #define CMT_MSC_EXSPC_SHIFT 4
mbed_official 146:f64d43ff0c18 3222 #define CMT_MSC_CMTDIV_MASK 0x60u
mbed_official 146:f64d43ff0c18 3223 #define CMT_MSC_CMTDIV_SHIFT 5
mbed_official 146:f64d43ff0c18 3224 #define CMT_MSC_CMTDIV(x) (((uint8_t)(((uint8_t)(x))<<CMT_MSC_CMTDIV_SHIFT))&CMT_MSC_CMTDIV_MASK)
mbed_official 146:f64d43ff0c18 3225 #define CMT_MSC_EOCF_MASK 0x80u
mbed_official 146:f64d43ff0c18 3226 #define CMT_MSC_EOCF_SHIFT 7
mbed_official 146:f64d43ff0c18 3227 /* CMD1 Bit Fields */
mbed_official 146:f64d43ff0c18 3228 #define CMT_CMD1_MB_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3229 #define CMT_CMD1_MB_SHIFT 0
mbed_official 146:f64d43ff0c18 3230 #define CMT_CMD1_MB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD1_MB_SHIFT))&CMT_CMD1_MB_MASK)
mbed_official 146:f64d43ff0c18 3231 /* CMD2 Bit Fields */
mbed_official 146:f64d43ff0c18 3232 #define CMT_CMD2_MB_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3233 #define CMT_CMD2_MB_SHIFT 0
mbed_official 146:f64d43ff0c18 3234 #define CMT_CMD2_MB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD2_MB_SHIFT))&CMT_CMD2_MB_MASK)
mbed_official 146:f64d43ff0c18 3235 /* CMD3 Bit Fields */
mbed_official 146:f64d43ff0c18 3236 #define CMT_CMD3_SB_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3237 #define CMT_CMD3_SB_SHIFT 0
mbed_official 146:f64d43ff0c18 3238 #define CMT_CMD3_SB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD3_SB_SHIFT))&CMT_CMD3_SB_MASK)
mbed_official 146:f64d43ff0c18 3239 /* CMD4 Bit Fields */
mbed_official 146:f64d43ff0c18 3240 #define CMT_CMD4_SB_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3241 #define CMT_CMD4_SB_SHIFT 0
mbed_official 146:f64d43ff0c18 3242 #define CMT_CMD4_SB(x) (((uint8_t)(((uint8_t)(x))<<CMT_CMD4_SB_SHIFT))&CMT_CMD4_SB_MASK)
mbed_official 146:f64d43ff0c18 3243 /* PPS Bit Fields */
mbed_official 146:f64d43ff0c18 3244 #define CMT_PPS_PPSDIV_MASK 0xFu
mbed_official 146:f64d43ff0c18 3245 #define CMT_PPS_PPSDIV_SHIFT 0
mbed_official 146:f64d43ff0c18 3246 #define CMT_PPS_PPSDIV(x) (((uint8_t)(((uint8_t)(x))<<CMT_PPS_PPSDIV_SHIFT))&CMT_PPS_PPSDIV_MASK)
mbed_official 146:f64d43ff0c18 3247 /* DMA Bit Fields */
mbed_official 146:f64d43ff0c18 3248 #define CMT_DMA_DMA_MASK 0x1u
mbed_official 146:f64d43ff0c18 3249 #define CMT_DMA_DMA_SHIFT 0
mbed_official 146:f64d43ff0c18 3250
mbed_official 146:f64d43ff0c18 3251 /*!
mbed_official 146:f64d43ff0c18 3252 * @}
mbed_official 146:f64d43ff0c18 3253 */ /* end of group CMT_Register_Masks */
mbed_official 146:f64d43ff0c18 3254
mbed_official 146:f64d43ff0c18 3255
mbed_official 146:f64d43ff0c18 3256 /* CMT - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 3257 /** Peripheral CMT base address */
mbed_official 146:f64d43ff0c18 3258 #define CMT_BASE (0x40062000u)
mbed_official 146:f64d43ff0c18 3259 /** Peripheral CMT base pointer */
mbed_official 146:f64d43ff0c18 3260 #define CMT ((CMT_Type *)CMT_BASE)
mbed_official 146:f64d43ff0c18 3261 #define CMT_BASE_PTR (CMT)
mbed_official 324:406fd2029f23 3262 /** Array initializer of CMT peripheral base addresses */
mbed_official 324:406fd2029f23 3263 #define CMT_BASE_ADDRS { CMT_BASE }
mbed_official 146:f64d43ff0c18 3264 /** Array initializer of CMT peripheral base pointers */
mbed_official 324:406fd2029f23 3265 #define CMT_BASE_PTRS { CMT }
mbed_official 324:406fd2029f23 3266 /** Interrupt vectors for the CMT peripheral type */
mbed_official 324:406fd2029f23 3267 #define CMT_IRQS { CMT_IRQn }
mbed_official 146:f64d43ff0c18 3268
mbed_official 146:f64d43ff0c18 3269 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3270 -- CMT - Register accessor macros
mbed_official 146:f64d43ff0c18 3271 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3272
mbed_official 146:f64d43ff0c18 3273 /*!
mbed_official 146:f64d43ff0c18 3274 * @addtogroup CMT_Register_Accessor_Macros CMT - Register accessor macros
mbed_official 146:f64d43ff0c18 3275 * @{
mbed_official 146:f64d43ff0c18 3276 */
mbed_official 146:f64d43ff0c18 3277
mbed_official 146:f64d43ff0c18 3278
mbed_official 146:f64d43ff0c18 3279 /* CMT - Register instance definitions */
mbed_official 146:f64d43ff0c18 3280 /* CMT */
mbed_official 146:f64d43ff0c18 3281 #define CMT_CGH1 CMT_CGH1_REG(CMT)
mbed_official 146:f64d43ff0c18 3282 #define CMT_CGL1 CMT_CGL1_REG(CMT)
mbed_official 146:f64d43ff0c18 3283 #define CMT_CGH2 CMT_CGH2_REG(CMT)
mbed_official 146:f64d43ff0c18 3284 #define CMT_CGL2 CMT_CGL2_REG(CMT)
mbed_official 146:f64d43ff0c18 3285 #define CMT_OC CMT_OC_REG(CMT)
mbed_official 146:f64d43ff0c18 3286 #define CMT_MSC CMT_MSC_REG(CMT)
mbed_official 146:f64d43ff0c18 3287 #define CMT_CMD1 CMT_CMD1_REG(CMT)
mbed_official 146:f64d43ff0c18 3288 #define CMT_CMD2 CMT_CMD2_REG(CMT)
mbed_official 146:f64d43ff0c18 3289 #define CMT_CMD3 CMT_CMD3_REG(CMT)
mbed_official 146:f64d43ff0c18 3290 #define CMT_CMD4 CMT_CMD4_REG(CMT)
mbed_official 146:f64d43ff0c18 3291 #define CMT_PPS CMT_PPS_REG(CMT)
mbed_official 146:f64d43ff0c18 3292 #define CMT_DMA CMT_DMA_REG(CMT)
mbed_official 146:f64d43ff0c18 3293
mbed_official 146:f64d43ff0c18 3294 /*!
mbed_official 146:f64d43ff0c18 3295 * @}
mbed_official 146:f64d43ff0c18 3296 */ /* end of group CMT_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 3297
mbed_official 146:f64d43ff0c18 3298
mbed_official 146:f64d43ff0c18 3299 /*!
mbed_official 146:f64d43ff0c18 3300 * @}
mbed_official 146:f64d43ff0c18 3301 */ /* end of group CMT_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 3302
mbed_official 146:f64d43ff0c18 3303
mbed_official 146:f64d43ff0c18 3304 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3305 -- CRC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 3306 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3307
mbed_official 146:f64d43ff0c18 3308 /*!
mbed_official 146:f64d43ff0c18 3309 * @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 3310 * @{
mbed_official 146:f64d43ff0c18 3311 */
mbed_official 146:f64d43ff0c18 3312
mbed_official 146:f64d43ff0c18 3313 /** CRC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 3314 typedef struct {
mbed_official 146:f64d43ff0c18 3315 union { /* offset: 0x0 */
mbed_official 146:f64d43ff0c18 3316 struct { /* offset: 0x0 */
mbed_official 146:f64d43ff0c18 3317 __IO uint16_t DATAL; /**< CRC_DATAL register., offset: 0x0 */
mbed_official 146:f64d43ff0c18 3318 __IO uint16_t DATAH; /**< CRC_DATAH register., offset: 0x2 */
mbed_official 146:f64d43ff0c18 3319 } ACCESS16BIT;
mbed_official 146:f64d43ff0c18 3320 __IO uint32_t DATA; /**< CRC Data register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 3321 struct { /* offset: 0x0 */
mbed_official 146:f64d43ff0c18 3322 __IO uint8_t DATALL; /**< CRC_DATALL register., offset: 0x0 */
mbed_official 146:f64d43ff0c18 3323 __IO uint8_t DATALU; /**< CRC_DATALU register., offset: 0x1 */
mbed_official 146:f64d43ff0c18 3324 __IO uint8_t DATAHL; /**< CRC_DATAHL register., offset: 0x2 */
mbed_official 146:f64d43ff0c18 3325 __IO uint8_t DATAHU; /**< CRC_DATAHU register., offset: 0x3 */
mbed_official 146:f64d43ff0c18 3326 } ACCESS8BIT;
mbed_official 146:f64d43ff0c18 3327 };
mbed_official 146:f64d43ff0c18 3328 union { /* offset: 0x4 */
mbed_official 146:f64d43ff0c18 3329 struct { /* offset: 0x4 */
mbed_official 146:f64d43ff0c18 3330 __IO uint16_t GPOLYL; /**< CRC_GPOLYL register., offset: 0x4 */
mbed_official 146:f64d43ff0c18 3331 __IO uint16_t GPOLYH; /**< CRC_GPOLYH register., offset: 0x6 */
mbed_official 146:f64d43ff0c18 3332 } GPOLY_ACCESS16BIT;
mbed_official 146:f64d43ff0c18 3333 __IO uint32_t GPOLY; /**< CRC Polynomial register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 3334 struct { /* offset: 0x4 */
mbed_official 146:f64d43ff0c18 3335 __IO uint8_t GPOLYLL; /**< CRC_GPOLYLL register., offset: 0x4 */
mbed_official 146:f64d43ff0c18 3336 __IO uint8_t GPOLYLU; /**< CRC_GPOLYLU register., offset: 0x5 */
mbed_official 146:f64d43ff0c18 3337 __IO uint8_t GPOLYHL; /**< CRC_GPOLYHL register., offset: 0x6 */
mbed_official 146:f64d43ff0c18 3338 __IO uint8_t GPOLYHU; /**< CRC_GPOLYHU register., offset: 0x7 */
mbed_official 146:f64d43ff0c18 3339 } GPOLY_ACCESS8BIT;
mbed_official 146:f64d43ff0c18 3340 };
mbed_official 146:f64d43ff0c18 3341 union { /* offset: 0x8 */
mbed_official 146:f64d43ff0c18 3342 __IO uint32_t CTRL; /**< CRC Control register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 3343 struct { /* offset: 0x8 */
mbed_official 146:f64d43ff0c18 3344 uint8_t RESERVED_0[3];
mbed_official 146:f64d43ff0c18 3345 __IO uint8_t CTRLHU; /**< CRC_CTRLHU register., offset: 0xB */
mbed_official 146:f64d43ff0c18 3346 } CTRL_ACCESS8BIT;
mbed_official 146:f64d43ff0c18 3347 };
mbed_official 146:f64d43ff0c18 3348 } CRC_Type, *CRC_MemMapPtr;
mbed_official 146:f64d43ff0c18 3349
mbed_official 146:f64d43ff0c18 3350 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3351 -- CRC - Register accessor macros
mbed_official 146:f64d43ff0c18 3352 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3353
mbed_official 146:f64d43ff0c18 3354 /*!
mbed_official 146:f64d43ff0c18 3355 * @addtogroup CRC_Register_Accessor_Macros CRC - Register accessor macros
mbed_official 146:f64d43ff0c18 3356 * @{
mbed_official 146:f64d43ff0c18 3357 */
mbed_official 146:f64d43ff0c18 3358
mbed_official 146:f64d43ff0c18 3359
mbed_official 146:f64d43ff0c18 3360 /* CRC - Register accessors */
mbed_official 146:f64d43ff0c18 3361 #define CRC_DATAL_REG(base) ((base)->ACCESS16BIT.DATAL)
mbed_official 146:f64d43ff0c18 3362 #define CRC_DATAH_REG(base) ((base)->ACCESS16BIT.DATAH)
mbed_official 146:f64d43ff0c18 3363 #define CRC_DATA_REG(base) ((base)->DATA)
mbed_official 146:f64d43ff0c18 3364 #define CRC_DATALL_REG(base) ((base)->ACCESS8BIT.DATALL)
mbed_official 146:f64d43ff0c18 3365 #define CRC_DATALU_REG(base) ((base)->ACCESS8BIT.DATALU)
mbed_official 146:f64d43ff0c18 3366 #define CRC_DATAHL_REG(base) ((base)->ACCESS8BIT.DATAHL)
mbed_official 146:f64d43ff0c18 3367 #define CRC_DATAHU_REG(base) ((base)->ACCESS8BIT.DATAHU)
mbed_official 146:f64d43ff0c18 3368 #define CRC_GPOLYL_REG(base) ((base)->GPOLY_ACCESS16BIT.GPOLYL)
mbed_official 146:f64d43ff0c18 3369 #define CRC_GPOLYH_REG(base) ((base)->GPOLY_ACCESS16BIT.GPOLYH)
mbed_official 146:f64d43ff0c18 3370 #define CRC_GPOLY_REG(base) ((base)->GPOLY)
mbed_official 146:f64d43ff0c18 3371 #define CRC_GPOLYLL_REG(base) ((base)->GPOLY_ACCESS8BIT.GPOLYLL)
mbed_official 146:f64d43ff0c18 3372 #define CRC_GPOLYLU_REG(base) ((base)->GPOLY_ACCESS8BIT.GPOLYLU)
mbed_official 146:f64d43ff0c18 3373 #define CRC_GPOLYHL_REG(base) ((base)->GPOLY_ACCESS8BIT.GPOLYHL)
mbed_official 146:f64d43ff0c18 3374 #define CRC_GPOLYHU_REG(base) ((base)->GPOLY_ACCESS8BIT.GPOLYHU)
mbed_official 146:f64d43ff0c18 3375 #define CRC_CTRL_REG(base) ((base)->CTRL)
mbed_official 146:f64d43ff0c18 3376 #define CRC_CTRLHU_REG(base) ((base)->CTRL_ACCESS8BIT.CTRLHU)
mbed_official 146:f64d43ff0c18 3377
mbed_official 146:f64d43ff0c18 3378 /*!
mbed_official 146:f64d43ff0c18 3379 * @}
mbed_official 146:f64d43ff0c18 3380 */ /* end of group CRC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 3381
mbed_official 146:f64d43ff0c18 3382
mbed_official 146:f64d43ff0c18 3383 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3384 -- CRC Register Masks
mbed_official 146:f64d43ff0c18 3385 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3386
mbed_official 146:f64d43ff0c18 3387 /*!
mbed_official 146:f64d43ff0c18 3388 * @addtogroup CRC_Register_Masks CRC Register Masks
mbed_official 146:f64d43ff0c18 3389 * @{
mbed_official 146:f64d43ff0c18 3390 */
mbed_official 146:f64d43ff0c18 3391
mbed_official 146:f64d43ff0c18 3392 /* DATAL Bit Fields */
mbed_official 146:f64d43ff0c18 3393 #define CRC_DATAL_DATAL_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 3394 #define CRC_DATAL_DATAL_SHIFT 0
mbed_official 146:f64d43ff0c18 3395 #define CRC_DATAL_DATAL(x) (((uint16_t)(((uint16_t)(x))<<CRC_DATAL_DATAL_SHIFT))&CRC_DATAL_DATAL_MASK)
mbed_official 146:f64d43ff0c18 3396 /* DATAH Bit Fields */
mbed_official 146:f64d43ff0c18 3397 #define CRC_DATAH_DATAH_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 3398 #define CRC_DATAH_DATAH_SHIFT 0
mbed_official 146:f64d43ff0c18 3399 #define CRC_DATAH_DATAH(x) (((uint16_t)(((uint16_t)(x))<<CRC_DATAH_DATAH_SHIFT))&CRC_DATAH_DATAH_MASK)
mbed_official 146:f64d43ff0c18 3400 /* DATA Bit Fields */
mbed_official 146:f64d43ff0c18 3401 #define CRC_DATA_LL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3402 #define CRC_DATA_LL_SHIFT 0
mbed_official 146:f64d43ff0c18 3403 #define CRC_DATA_LL(x) (((uint32_t)(((uint32_t)(x))<<CRC_DATA_LL_SHIFT))&CRC_DATA_LL_MASK)
mbed_official 146:f64d43ff0c18 3404 #define CRC_DATA_LU_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 3405 #define CRC_DATA_LU_SHIFT 8
mbed_official 146:f64d43ff0c18 3406 #define CRC_DATA_LU(x) (((uint32_t)(((uint32_t)(x))<<CRC_DATA_LU_SHIFT))&CRC_DATA_LU_MASK)
mbed_official 146:f64d43ff0c18 3407 #define CRC_DATA_HL_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 3408 #define CRC_DATA_HL_SHIFT 16
mbed_official 146:f64d43ff0c18 3409 #define CRC_DATA_HL(x) (((uint32_t)(((uint32_t)(x))<<CRC_DATA_HL_SHIFT))&CRC_DATA_HL_MASK)
mbed_official 146:f64d43ff0c18 3410 #define CRC_DATA_HU_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 3411 #define CRC_DATA_HU_SHIFT 24
mbed_official 146:f64d43ff0c18 3412 #define CRC_DATA_HU(x) (((uint32_t)(((uint32_t)(x))<<CRC_DATA_HU_SHIFT))&CRC_DATA_HU_MASK)
mbed_official 146:f64d43ff0c18 3413 /* DATALL Bit Fields */
mbed_official 146:f64d43ff0c18 3414 #define CRC_DATALL_DATALL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3415 #define CRC_DATALL_DATALL_SHIFT 0
mbed_official 146:f64d43ff0c18 3416 #define CRC_DATALL_DATALL(x) (((uint8_t)(((uint8_t)(x))<<CRC_DATALL_DATALL_SHIFT))&CRC_DATALL_DATALL_MASK)
mbed_official 146:f64d43ff0c18 3417 /* DATALU Bit Fields */
mbed_official 146:f64d43ff0c18 3418 #define CRC_DATALU_DATALU_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3419 #define CRC_DATALU_DATALU_SHIFT 0
mbed_official 146:f64d43ff0c18 3420 #define CRC_DATALU_DATALU(x) (((uint8_t)(((uint8_t)(x))<<CRC_DATALU_DATALU_SHIFT))&CRC_DATALU_DATALU_MASK)
mbed_official 146:f64d43ff0c18 3421 /* DATAHL Bit Fields */
mbed_official 146:f64d43ff0c18 3422 #define CRC_DATAHL_DATAHL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3423 #define CRC_DATAHL_DATAHL_SHIFT 0
mbed_official 146:f64d43ff0c18 3424 #define CRC_DATAHL_DATAHL(x) (((uint8_t)(((uint8_t)(x))<<CRC_DATAHL_DATAHL_SHIFT))&CRC_DATAHL_DATAHL_MASK)
mbed_official 146:f64d43ff0c18 3425 /* DATAHU Bit Fields */
mbed_official 146:f64d43ff0c18 3426 #define CRC_DATAHU_DATAHU_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3427 #define CRC_DATAHU_DATAHU_SHIFT 0
mbed_official 146:f64d43ff0c18 3428 #define CRC_DATAHU_DATAHU(x) (((uint8_t)(((uint8_t)(x))<<CRC_DATAHU_DATAHU_SHIFT))&CRC_DATAHU_DATAHU_MASK)
mbed_official 146:f64d43ff0c18 3429 /* GPOLYL Bit Fields */
mbed_official 146:f64d43ff0c18 3430 #define CRC_GPOLYL_GPOLYL_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 3431 #define CRC_GPOLYL_GPOLYL_SHIFT 0
mbed_official 146:f64d43ff0c18 3432 #define CRC_GPOLYL_GPOLYL(x) (((uint16_t)(((uint16_t)(x))<<CRC_GPOLYL_GPOLYL_SHIFT))&CRC_GPOLYL_GPOLYL_MASK)
mbed_official 146:f64d43ff0c18 3433 /* GPOLYH Bit Fields */
mbed_official 146:f64d43ff0c18 3434 #define CRC_GPOLYH_GPOLYH_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 3435 #define CRC_GPOLYH_GPOLYH_SHIFT 0
mbed_official 146:f64d43ff0c18 3436 #define CRC_GPOLYH_GPOLYH(x) (((uint16_t)(((uint16_t)(x))<<CRC_GPOLYH_GPOLYH_SHIFT))&CRC_GPOLYH_GPOLYH_MASK)
mbed_official 146:f64d43ff0c18 3437 /* GPOLY Bit Fields */
mbed_official 146:f64d43ff0c18 3438 #define CRC_GPOLY_LOW_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 3439 #define CRC_GPOLY_LOW_SHIFT 0
mbed_official 146:f64d43ff0c18 3440 #define CRC_GPOLY_LOW(x) (((uint32_t)(((uint32_t)(x))<<CRC_GPOLY_LOW_SHIFT))&CRC_GPOLY_LOW_MASK)
mbed_official 146:f64d43ff0c18 3441 #define CRC_GPOLY_HIGH_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 3442 #define CRC_GPOLY_HIGH_SHIFT 16
mbed_official 146:f64d43ff0c18 3443 #define CRC_GPOLY_HIGH(x) (((uint32_t)(((uint32_t)(x))<<CRC_GPOLY_HIGH_SHIFT))&CRC_GPOLY_HIGH_MASK)
mbed_official 146:f64d43ff0c18 3444 /* GPOLYLL Bit Fields */
mbed_official 146:f64d43ff0c18 3445 #define CRC_GPOLYLL_GPOLYLL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3446 #define CRC_GPOLYLL_GPOLYLL_SHIFT 0
mbed_official 146:f64d43ff0c18 3447 #define CRC_GPOLYLL_GPOLYLL(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYLL_GPOLYLL_SHIFT))&CRC_GPOLYLL_GPOLYLL_MASK)
mbed_official 146:f64d43ff0c18 3448 /* GPOLYLU Bit Fields */
mbed_official 146:f64d43ff0c18 3449 #define CRC_GPOLYLU_GPOLYLU_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3450 #define CRC_GPOLYLU_GPOLYLU_SHIFT 0
mbed_official 146:f64d43ff0c18 3451 #define CRC_GPOLYLU_GPOLYLU(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYLU_GPOLYLU_SHIFT))&CRC_GPOLYLU_GPOLYLU_MASK)
mbed_official 146:f64d43ff0c18 3452 /* GPOLYHL Bit Fields */
mbed_official 146:f64d43ff0c18 3453 #define CRC_GPOLYHL_GPOLYHL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3454 #define CRC_GPOLYHL_GPOLYHL_SHIFT 0
mbed_official 146:f64d43ff0c18 3455 #define CRC_GPOLYHL_GPOLYHL(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYHL_GPOLYHL_SHIFT))&CRC_GPOLYHL_GPOLYHL_MASK)
mbed_official 146:f64d43ff0c18 3456 /* GPOLYHU Bit Fields */
mbed_official 146:f64d43ff0c18 3457 #define CRC_GPOLYHU_GPOLYHU_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3458 #define CRC_GPOLYHU_GPOLYHU_SHIFT 0
mbed_official 146:f64d43ff0c18 3459 #define CRC_GPOLYHU_GPOLYHU(x) (((uint8_t)(((uint8_t)(x))<<CRC_GPOLYHU_GPOLYHU_SHIFT))&CRC_GPOLYHU_GPOLYHU_MASK)
mbed_official 146:f64d43ff0c18 3460 /* CTRL Bit Fields */
mbed_official 146:f64d43ff0c18 3461 #define CRC_CTRL_TCRC_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 3462 #define CRC_CTRL_TCRC_SHIFT 24
mbed_official 146:f64d43ff0c18 3463 #define CRC_CTRL_WAS_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 3464 #define CRC_CTRL_WAS_SHIFT 25
mbed_official 146:f64d43ff0c18 3465 #define CRC_CTRL_FXOR_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 3466 #define CRC_CTRL_FXOR_SHIFT 26
mbed_official 146:f64d43ff0c18 3467 #define CRC_CTRL_TOTR_MASK 0x30000000u
mbed_official 146:f64d43ff0c18 3468 #define CRC_CTRL_TOTR_SHIFT 28
mbed_official 146:f64d43ff0c18 3469 #define CRC_CTRL_TOTR(x) (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TOTR_SHIFT))&CRC_CTRL_TOTR_MASK)
mbed_official 146:f64d43ff0c18 3470 #define CRC_CTRL_TOT_MASK 0xC0000000u
mbed_official 146:f64d43ff0c18 3471 #define CRC_CTRL_TOT_SHIFT 30
mbed_official 146:f64d43ff0c18 3472 #define CRC_CTRL_TOT(x) (((uint32_t)(((uint32_t)(x))<<CRC_CTRL_TOT_SHIFT))&CRC_CTRL_TOT_MASK)
mbed_official 146:f64d43ff0c18 3473 /* CTRLHU Bit Fields */
mbed_official 146:f64d43ff0c18 3474 #define CRC_CTRLHU_TCRC_MASK 0x1u
mbed_official 146:f64d43ff0c18 3475 #define CRC_CTRLHU_TCRC_SHIFT 0
mbed_official 146:f64d43ff0c18 3476 #define CRC_CTRLHU_WAS_MASK 0x2u
mbed_official 146:f64d43ff0c18 3477 #define CRC_CTRLHU_WAS_SHIFT 1
mbed_official 146:f64d43ff0c18 3478 #define CRC_CTRLHU_FXOR_MASK 0x4u
mbed_official 146:f64d43ff0c18 3479 #define CRC_CTRLHU_FXOR_SHIFT 2
mbed_official 146:f64d43ff0c18 3480 #define CRC_CTRLHU_TOTR_MASK 0x30u
mbed_official 146:f64d43ff0c18 3481 #define CRC_CTRLHU_TOTR_SHIFT 4
mbed_official 146:f64d43ff0c18 3482 #define CRC_CTRLHU_TOTR(x) (((uint8_t)(((uint8_t)(x))<<CRC_CTRLHU_TOTR_SHIFT))&CRC_CTRLHU_TOTR_MASK)
mbed_official 146:f64d43ff0c18 3483 #define CRC_CTRLHU_TOT_MASK 0xC0u
mbed_official 146:f64d43ff0c18 3484 #define CRC_CTRLHU_TOT_SHIFT 6
mbed_official 146:f64d43ff0c18 3485 #define CRC_CTRLHU_TOT(x) (((uint8_t)(((uint8_t)(x))<<CRC_CTRLHU_TOT_SHIFT))&CRC_CTRLHU_TOT_MASK)
mbed_official 146:f64d43ff0c18 3486
mbed_official 146:f64d43ff0c18 3487 /*!
mbed_official 146:f64d43ff0c18 3488 * @}
mbed_official 146:f64d43ff0c18 3489 */ /* end of group CRC_Register_Masks */
mbed_official 146:f64d43ff0c18 3490
mbed_official 146:f64d43ff0c18 3491
mbed_official 146:f64d43ff0c18 3492 /* CRC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 3493 /** Peripheral CRC base address */
mbed_official 146:f64d43ff0c18 3494 #define CRC_BASE (0x40032000u)
mbed_official 146:f64d43ff0c18 3495 /** Peripheral CRC base pointer */
mbed_official 146:f64d43ff0c18 3496 #define CRC0 ((CRC_Type *)CRC_BASE)
mbed_official 146:f64d43ff0c18 3497 #define CRC_BASE_PTR (CRC0)
mbed_official 324:406fd2029f23 3498 /** Array initializer of CRC peripheral base addresses */
mbed_official 324:406fd2029f23 3499 #define CRC_BASE_ADDRS { CRC_BASE }
mbed_official 146:f64d43ff0c18 3500 /** Array initializer of CRC peripheral base pointers */
mbed_official 324:406fd2029f23 3501 #define CRC_BASE_PTRS { CRC0 }
mbed_official 146:f64d43ff0c18 3502
mbed_official 146:f64d43ff0c18 3503 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3504 -- CRC - Register accessor macros
mbed_official 146:f64d43ff0c18 3505 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3506
mbed_official 146:f64d43ff0c18 3507 /*!
mbed_official 146:f64d43ff0c18 3508 * @addtogroup CRC_Register_Accessor_Macros CRC - Register accessor macros
mbed_official 146:f64d43ff0c18 3509 * @{
mbed_official 146:f64d43ff0c18 3510 */
mbed_official 146:f64d43ff0c18 3511
mbed_official 146:f64d43ff0c18 3512
mbed_official 146:f64d43ff0c18 3513 /* CRC - Register instance definitions */
mbed_official 146:f64d43ff0c18 3514 /* CRC */
mbed_official 146:f64d43ff0c18 3515 #define CRC_DATA CRC_DATA_REG(CRC0)
mbed_official 146:f64d43ff0c18 3516 #define CRC_DATAL CRC_DATAL_REG(CRC0)
mbed_official 146:f64d43ff0c18 3517 #define CRC_DATALL CRC_DATALL_REG(CRC0)
mbed_official 146:f64d43ff0c18 3518 #define CRC_DATALU CRC_DATALU_REG(CRC0)
mbed_official 146:f64d43ff0c18 3519 #define CRC_DATAH CRC_DATAH_REG(CRC0)
mbed_official 146:f64d43ff0c18 3520 #define CRC_DATAHL CRC_DATAHL_REG(CRC0)
mbed_official 146:f64d43ff0c18 3521 #define CRC_DATAHU CRC_DATAHU_REG(CRC0)
mbed_official 146:f64d43ff0c18 3522 #define CRC_GPOLY CRC_GPOLY_REG(CRC0)
mbed_official 146:f64d43ff0c18 3523 #define CRC_GPOLYL CRC_GPOLYL_REG(CRC0)
mbed_official 146:f64d43ff0c18 3524 #define CRC_GPOLYLL CRC_GPOLYLL_REG(CRC0)
mbed_official 146:f64d43ff0c18 3525 #define CRC_GPOLYLU CRC_GPOLYLU_REG(CRC0)
mbed_official 146:f64d43ff0c18 3526 #define CRC_GPOLYH CRC_GPOLYH_REG(CRC0)
mbed_official 146:f64d43ff0c18 3527 #define CRC_GPOLYHL CRC_GPOLYHL_REG(CRC0)
mbed_official 146:f64d43ff0c18 3528 #define CRC_GPOLYHU CRC_GPOLYHU_REG(CRC0)
mbed_official 146:f64d43ff0c18 3529 #define CRC_CTRL CRC_CTRL_REG(CRC0)
mbed_official 146:f64d43ff0c18 3530 #define CRC_CTRLHU CRC_CTRLHU_REG(CRC0)
mbed_official 146:f64d43ff0c18 3531
mbed_official 146:f64d43ff0c18 3532 /*!
mbed_official 146:f64d43ff0c18 3533 * @}
mbed_official 146:f64d43ff0c18 3534 */ /* end of group CRC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 3535
mbed_official 146:f64d43ff0c18 3536
mbed_official 146:f64d43ff0c18 3537 /*!
mbed_official 146:f64d43ff0c18 3538 * @}
mbed_official 146:f64d43ff0c18 3539 */ /* end of group CRC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 3540
mbed_official 146:f64d43ff0c18 3541
mbed_official 146:f64d43ff0c18 3542 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3543 -- DAC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 3544 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3545
mbed_official 146:f64d43ff0c18 3546 /*!
mbed_official 146:f64d43ff0c18 3547 * @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 3548 * @{
mbed_official 146:f64d43ff0c18 3549 */
mbed_official 146:f64d43ff0c18 3550
mbed_official 146:f64d43ff0c18 3551 /** DAC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 3552 typedef struct {
mbed_official 146:f64d43ff0c18 3553 struct { /* offset: 0x0, array step: 0x2 */
mbed_official 146:f64d43ff0c18 3554 __IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
mbed_official 146:f64d43ff0c18 3555 __IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
mbed_official 146:f64d43ff0c18 3556 } DAT[16];
mbed_official 146:f64d43ff0c18 3557 __IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
mbed_official 146:f64d43ff0c18 3558 __IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
mbed_official 146:f64d43ff0c18 3559 __IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
mbed_official 146:f64d43ff0c18 3560 __IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
mbed_official 146:f64d43ff0c18 3561 } DAC_Type, *DAC_MemMapPtr;
mbed_official 146:f64d43ff0c18 3562
mbed_official 146:f64d43ff0c18 3563 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3564 -- DAC - Register accessor macros
mbed_official 146:f64d43ff0c18 3565 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3566
mbed_official 146:f64d43ff0c18 3567 /*!
mbed_official 146:f64d43ff0c18 3568 * @addtogroup DAC_Register_Accessor_Macros DAC - Register accessor macros
mbed_official 146:f64d43ff0c18 3569 * @{
mbed_official 146:f64d43ff0c18 3570 */
mbed_official 146:f64d43ff0c18 3571
mbed_official 146:f64d43ff0c18 3572
mbed_official 146:f64d43ff0c18 3573 /* DAC - Register accessors */
mbed_official 146:f64d43ff0c18 3574 #define DAC_DATL_REG(base,index) ((base)->DAT[index].DATL)
mbed_official 146:f64d43ff0c18 3575 #define DAC_DATH_REG(base,index) ((base)->DAT[index].DATH)
mbed_official 146:f64d43ff0c18 3576 #define DAC_SR_REG(base) ((base)->SR)
mbed_official 146:f64d43ff0c18 3577 #define DAC_C0_REG(base) ((base)->C0)
mbed_official 146:f64d43ff0c18 3578 #define DAC_C1_REG(base) ((base)->C1)
mbed_official 146:f64d43ff0c18 3579 #define DAC_C2_REG(base) ((base)->C2)
mbed_official 146:f64d43ff0c18 3580
mbed_official 146:f64d43ff0c18 3581 /*!
mbed_official 146:f64d43ff0c18 3582 * @}
mbed_official 146:f64d43ff0c18 3583 */ /* end of group DAC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 3584
mbed_official 146:f64d43ff0c18 3585
mbed_official 146:f64d43ff0c18 3586 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3587 -- DAC Register Masks
mbed_official 146:f64d43ff0c18 3588 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3589
mbed_official 146:f64d43ff0c18 3590 /*!
mbed_official 146:f64d43ff0c18 3591 * @addtogroup DAC_Register_Masks DAC Register Masks
mbed_official 146:f64d43ff0c18 3592 * @{
mbed_official 146:f64d43ff0c18 3593 */
mbed_official 146:f64d43ff0c18 3594
mbed_official 146:f64d43ff0c18 3595 /* DATL Bit Fields */
mbed_official 146:f64d43ff0c18 3596 #define DAC_DATL_DATA0_MASK 0xFFu
mbed_official 146:f64d43ff0c18 3597 #define DAC_DATL_DATA0_SHIFT 0
mbed_official 146:f64d43ff0c18 3598 #define DAC_DATL_DATA0(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATL_DATA0_SHIFT))&DAC_DATL_DATA0_MASK)
mbed_official 146:f64d43ff0c18 3599 /* DATH Bit Fields */
mbed_official 146:f64d43ff0c18 3600 #define DAC_DATH_DATA1_MASK 0xFu
mbed_official 146:f64d43ff0c18 3601 #define DAC_DATH_DATA1_SHIFT 0
mbed_official 146:f64d43ff0c18 3602 #define DAC_DATH_DATA1(x) (((uint8_t)(((uint8_t)(x))<<DAC_DATH_DATA1_SHIFT))&DAC_DATH_DATA1_MASK)
mbed_official 146:f64d43ff0c18 3603 /* SR Bit Fields */
mbed_official 146:f64d43ff0c18 3604 #define DAC_SR_DACBFRPBF_MASK 0x1u
mbed_official 146:f64d43ff0c18 3605 #define DAC_SR_DACBFRPBF_SHIFT 0
mbed_official 146:f64d43ff0c18 3606 #define DAC_SR_DACBFRPTF_MASK 0x2u
mbed_official 146:f64d43ff0c18 3607 #define DAC_SR_DACBFRPTF_SHIFT 1
mbed_official 146:f64d43ff0c18 3608 #define DAC_SR_DACBFWMF_MASK 0x4u
mbed_official 146:f64d43ff0c18 3609 #define DAC_SR_DACBFWMF_SHIFT 2
mbed_official 146:f64d43ff0c18 3610 /* C0 Bit Fields */
mbed_official 146:f64d43ff0c18 3611 #define DAC_C0_DACBBIEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 3612 #define DAC_C0_DACBBIEN_SHIFT 0
mbed_official 146:f64d43ff0c18 3613 #define DAC_C0_DACBTIEN_MASK 0x2u
mbed_official 146:f64d43ff0c18 3614 #define DAC_C0_DACBTIEN_SHIFT 1
mbed_official 146:f64d43ff0c18 3615 #define DAC_C0_DACBWIEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 3616 #define DAC_C0_DACBWIEN_SHIFT 2
mbed_official 146:f64d43ff0c18 3617 #define DAC_C0_LPEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 3618 #define DAC_C0_LPEN_SHIFT 3
mbed_official 146:f64d43ff0c18 3619 #define DAC_C0_DACSWTRG_MASK 0x10u
mbed_official 146:f64d43ff0c18 3620 #define DAC_C0_DACSWTRG_SHIFT 4
mbed_official 146:f64d43ff0c18 3621 #define DAC_C0_DACTRGSEL_MASK 0x20u
mbed_official 146:f64d43ff0c18 3622 #define DAC_C0_DACTRGSEL_SHIFT 5
mbed_official 146:f64d43ff0c18 3623 #define DAC_C0_DACRFS_MASK 0x40u
mbed_official 146:f64d43ff0c18 3624 #define DAC_C0_DACRFS_SHIFT 6
mbed_official 146:f64d43ff0c18 3625 #define DAC_C0_DACEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 3626 #define DAC_C0_DACEN_SHIFT 7
mbed_official 146:f64d43ff0c18 3627 /* C1 Bit Fields */
mbed_official 146:f64d43ff0c18 3628 #define DAC_C1_DACBFEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 3629 #define DAC_C1_DACBFEN_SHIFT 0
mbed_official 146:f64d43ff0c18 3630 #define DAC_C1_DACBFMD_MASK 0x6u
mbed_official 146:f64d43ff0c18 3631 #define DAC_C1_DACBFMD_SHIFT 1
mbed_official 146:f64d43ff0c18 3632 #define DAC_C1_DACBFMD(x) (((uint8_t)(((uint8_t)(x))<<DAC_C1_DACBFMD_SHIFT))&DAC_C1_DACBFMD_MASK)
mbed_official 146:f64d43ff0c18 3633 #define DAC_C1_DACBFWM_MASK 0x18u
mbed_official 146:f64d43ff0c18 3634 #define DAC_C1_DACBFWM_SHIFT 3
mbed_official 146:f64d43ff0c18 3635 #define DAC_C1_DACBFWM(x) (((uint8_t)(((uint8_t)(x))<<DAC_C1_DACBFWM_SHIFT))&DAC_C1_DACBFWM_MASK)
mbed_official 146:f64d43ff0c18 3636 #define DAC_C1_DMAEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 3637 #define DAC_C1_DMAEN_SHIFT 7
mbed_official 146:f64d43ff0c18 3638 /* C2 Bit Fields */
mbed_official 146:f64d43ff0c18 3639 #define DAC_C2_DACBFUP_MASK 0xFu
mbed_official 146:f64d43ff0c18 3640 #define DAC_C2_DACBFUP_SHIFT 0
mbed_official 146:f64d43ff0c18 3641 #define DAC_C2_DACBFUP(x) (((uint8_t)(((uint8_t)(x))<<DAC_C2_DACBFUP_SHIFT))&DAC_C2_DACBFUP_MASK)
mbed_official 146:f64d43ff0c18 3642 #define DAC_C2_DACBFRP_MASK 0xF0u
mbed_official 146:f64d43ff0c18 3643 #define DAC_C2_DACBFRP_SHIFT 4
mbed_official 146:f64d43ff0c18 3644 #define DAC_C2_DACBFRP(x) (((uint8_t)(((uint8_t)(x))<<DAC_C2_DACBFRP_SHIFT))&DAC_C2_DACBFRP_MASK)
mbed_official 146:f64d43ff0c18 3645
mbed_official 146:f64d43ff0c18 3646 /*!
mbed_official 146:f64d43ff0c18 3647 * @}
mbed_official 146:f64d43ff0c18 3648 */ /* end of group DAC_Register_Masks */
mbed_official 146:f64d43ff0c18 3649
mbed_official 146:f64d43ff0c18 3650
mbed_official 146:f64d43ff0c18 3651 /* DAC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 3652 /** Peripheral DAC0 base address */
mbed_official 146:f64d43ff0c18 3653 #define DAC0_BASE (0x400CC000u)
mbed_official 146:f64d43ff0c18 3654 /** Peripheral DAC0 base pointer */
mbed_official 146:f64d43ff0c18 3655 #define DAC0 ((DAC_Type *)DAC0_BASE)
mbed_official 146:f64d43ff0c18 3656 #define DAC0_BASE_PTR (DAC0)
mbed_official 146:f64d43ff0c18 3657 /** Peripheral DAC1 base address */
mbed_official 146:f64d43ff0c18 3658 #define DAC1_BASE (0x400CD000u)
mbed_official 146:f64d43ff0c18 3659 /** Peripheral DAC1 base pointer */
mbed_official 146:f64d43ff0c18 3660 #define DAC1 ((DAC_Type *)DAC1_BASE)
mbed_official 146:f64d43ff0c18 3661 #define DAC1_BASE_PTR (DAC1)
mbed_official 324:406fd2029f23 3662 /** Array initializer of DAC peripheral base addresses */
mbed_official 324:406fd2029f23 3663 #define DAC_BASE_ADDRS { DAC0_BASE, DAC1_BASE }
mbed_official 146:f64d43ff0c18 3664 /** Array initializer of DAC peripheral base pointers */
mbed_official 324:406fd2029f23 3665 #define DAC_BASE_PTRS { DAC0, DAC1 }
mbed_official 324:406fd2029f23 3666 /** Interrupt vectors for the DAC peripheral type */
mbed_official 324:406fd2029f23 3667 #define DAC_IRQS { DAC0_IRQn, DAC1_IRQn }
mbed_official 146:f64d43ff0c18 3668
mbed_official 146:f64d43ff0c18 3669 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3670 -- DAC - Register accessor macros
mbed_official 146:f64d43ff0c18 3671 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3672
mbed_official 146:f64d43ff0c18 3673 /*!
mbed_official 146:f64d43ff0c18 3674 * @addtogroup DAC_Register_Accessor_Macros DAC - Register accessor macros
mbed_official 146:f64d43ff0c18 3675 * @{
mbed_official 146:f64d43ff0c18 3676 */
mbed_official 146:f64d43ff0c18 3677
mbed_official 146:f64d43ff0c18 3678
mbed_official 146:f64d43ff0c18 3679 /* DAC - Register instance definitions */
mbed_official 146:f64d43ff0c18 3680 /* DAC0 */
mbed_official 146:f64d43ff0c18 3681 #define DAC0_DAT0L DAC_DATL_REG(DAC0,0)
mbed_official 146:f64d43ff0c18 3682 #define DAC0_DAT0H DAC_DATH_REG(DAC0,0)
mbed_official 146:f64d43ff0c18 3683 #define DAC0_DAT1L DAC_DATL_REG(DAC0,1)
mbed_official 146:f64d43ff0c18 3684 #define DAC0_DAT1H DAC_DATH_REG(DAC0,1)
mbed_official 146:f64d43ff0c18 3685 #define DAC0_DAT2L DAC_DATL_REG(DAC0,2)
mbed_official 146:f64d43ff0c18 3686 #define DAC0_DAT2H DAC_DATH_REG(DAC0,2)
mbed_official 146:f64d43ff0c18 3687 #define DAC0_DAT3L DAC_DATL_REG(DAC0,3)
mbed_official 146:f64d43ff0c18 3688 #define DAC0_DAT3H DAC_DATH_REG(DAC0,3)
mbed_official 146:f64d43ff0c18 3689 #define DAC0_DAT4L DAC_DATL_REG(DAC0,4)
mbed_official 146:f64d43ff0c18 3690 #define DAC0_DAT4H DAC_DATH_REG(DAC0,4)
mbed_official 146:f64d43ff0c18 3691 #define DAC0_DAT5L DAC_DATL_REG(DAC0,5)
mbed_official 146:f64d43ff0c18 3692 #define DAC0_DAT5H DAC_DATH_REG(DAC0,5)
mbed_official 146:f64d43ff0c18 3693 #define DAC0_DAT6L DAC_DATL_REG(DAC0,6)
mbed_official 146:f64d43ff0c18 3694 #define DAC0_DAT6H DAC_DATH_REG(DAC0,6)
mbed_official 146:f64d43ff0c18 3695 #define DAC0_DAT7L DAC_DATL_REG(DAC0,7)
mbed_official 146:f64d43ff0c18 3696 #define DAC0_DAT7H DAC_DATH_REG(DAC0,7)
mbed_official 146:f64d43ff0c18 3697 #define DAC0_DAT8L DAC_DATL_REG(DAC0,8)
mbed_official 146:f64d43ff0c18 3698 #define DAC0_DAT8H DAC_DATH_REG(DAC0,8)
mbed_official 146:f64d43ff0c18 3699 #define DAC0_DAT9L DAC_DATL_REG(DAC0,9)
mbed_official 146:f64d43ff0c18 3700 #define DAC0_DAT9H DAC_DATH_REG(DAC0,9)
mbed_official 146:f64d43ff0c18 3701 #define DAC0_DAT10L DAC_DATL_REG(DAC0,10)
mbed_official 146:f64d43ff0c18 3702 #define DAC0_DAT10H DAC_DATH_REG(DAC0,10)
mbed_official 146:f64d43ff0c18 3703 #define DAC0_DAT11L DAC_DATL_REG(DAC0,11)
mbed_official 146:f64d43ff0c18 3704 #define DAC0_DAT11H DAC_DATH_REG(DAC0,11)
mbed_official 146:f64d43ff0c18 3705 #define DAC0_DAT12L DAC_DATL_REG(DAC0,12)
mbed_official 146:f64d43ff0c18 3706 #define DAC0_DAT12H DAC_DATH_REG(DAC0,12)
mbed_official 146:f64d43ff0c18 3707 #define DAC0_DAT13L DAC_DATL_REG(DAC0,13)
mbed_official 146:f64d43ff0c18 3708 #define DAC0_DAT13H DAC_DATH_REG(DAC0,13)
mbed_official 146:f64d43ff0c18 3709 #define DAC0_DAT14L DAC_DATL_REG(DAC0,14)
mbed_official 146:f64d43ff0c18 3710 #define DAC0_DAT14H DAC_DATH_REG(DAC0,14)
mbed_official 146:f64d43ff0c18 3711 #define DAC0_DAT15L DAC_DATL_REG(DAC0,15)
mbed_official 146:f64d43ff0c18 3712 #define DAC0_DAT15H DAC_DATH_REG(DAC0,15)
mbed_official 146:f64d43ff0c18 3713 #define DAC0_SR DAC_SR_REG(DAC0)
mbed_official 146:f64d43ff0c18 3714 #define DAC0_C0 DAC_C0_REG(DAC0)
mbed_official 146:f64d43ff0c18 3715 #define DAC0_C1 DAC_C1_REG(DAC0)
mbed_official 146:f64d43ff0c18 3716 #define DAC0_C2 DAC_C2_REG(DAC0)
mbed_official 146:f64d43ff0c18 3717 /* DAC1 */
mbed_official 146:f64d43ff0c18 3718 #define DAC1_DAT0L DAC_DATL_REG(DAC1,0)
mbed_official 146:f64d43ff0c18 3719 #define DAC1_DAT0H DAC_DATH_REG(DAC1,0)
mbed_official 146:f64d43ff0c18 3720 #define DAC1_DAT1L DAC_DATL_REG(DAC1,1)
mbed_official 146:f64d43ff0c18 3721 #define DAC1_DAT1H DAC_DATH_REG(DAC1,1)
mbed_official 146:f64d43ff0c18 3722 #define DAC1_DAT2L DAC_DATL_REG(DAC1,2)
mbed_official 146:f64d43ff0c18 3723 #define DAC1_DAT2H DAC_DATH_REG(DAC1,2)
mbed_official 146:f64d43ff0c18 3724 #define DAC1_DAT3L DAC_DATL_REG(DAC1,3)
mbed_official 146:f64d43ff0c18 3725 #define DAC1_DAT3H DAC_DATH_REG(DAC1,3)
mbed_official 146:f64d43ff0c18 3726 #define DAC1_DAT4L DAC_DATL_REG(DAC1,4)
mbed_official 146:f64d43ff0c18 3727 #define DAC1_DAT4H DAC_DATH_REG(DAC1,4)
mbed_official 146:f64d43ff0c18 3728 #define DAC1_DAT5L DAC_DATL_REG(DAC1,5)
mbed_official 146:f64d43ff0c18 3729 #define DAC1_DAT5H DAC_DATH_REG(DAC1,5)
mbed_official 146:f64d43ff0c18 3730 #define DAC1_DAT6L DAC_DATL_REG(DAC1,6)
mbed_official 146:f64d43ff0c18 3731 #define DAC1_DAT6H DAC_DATH_REG(DAC1,6)
mbed_official 146:f64d43ff0c18 3732 #define DAC1_DAT7L DAC_DATL_REG(DAC1,7)
mbed_official 146:f64d43ff0c18 3733 #define DAC1_DAT7H DAC_DATH_REG(DAC1,7)
mbed_official 146:f64d43ff0c18 3734 #define DAC1_DAT8L DAC_DATL_REG(DAC1,8)
mbed_official 146:f64d43ff0c18 3735 #define DAC1_DAT8H DAC_DATH_REG(DAC1,8)
mbed_official 146:f64d43ff0c18 3736 #define DAC1_DAT9L DAC_DATL_REG(DAC1,9)
mbed_official 146:f64d43ff0c18 3737 #define DAC1_DAT9H DAC_DATH_REG(DAC1,9)
mbed_official 146:f64d43ff0c18 3738 #define DAC1_DAT10L DAC_DATL_REG(DAC1,10)
mbed_official 146:f64d43ff0c18 3739 #define DAC1_DAT10H DAC_DATH_REG(DAC1,10)
mbed_official 146:f64d43ff0c18 3740 #define DAC1_DAT11L DAC_DATL_REG(DAC1,11)
mbed_official 146:f64d43ff0c18 3741 #define DAC1_DAT11H DAC_DATH_REG(DAC1,11)
mbed_official 146:f64d43ff0c18 3742 #define DAC1_DAT12L DAC_DATL_REG(DAC1,12)
mbed_official 146:f64d43ff0c18 3743 #define DAC1_DAT12H DAC_DATH_REG(DAC1,12)
mbed_official 146:f64d43ff0c18 3744 #define DAC1_DAT13L DAC_DATL_REG(DAC1,13)
mbed_official 146:f64d43ff0c18 3745 #define DAC1_DAT13H DAC_DATH_REG(DAC1,13)
mbed_official 146:f64d43ff0c18 3746 #define DAC1_DAT14L DAC_DATL_REG(DAC1,14)
mbed_official 146:f64d43ff0c18 3747 #define DAC1_DAT14H DAC_DATH_REG(DAC1,14)
mbed_official 146:f64d43ff0c18 3748 #define DAC1_DAT15L DAC_DATL_REG(DAC1,15)
mbed_official 146:f64d43ff0c18 3749 #define DAC1_DAT15H DAC_DATH_REG(DAC1,15)
mbed_official 146:f64d43ff0c18 3750 #define DAC1_SR DAC_SR_REG(DAC1)
mbed_official 146:f64d43ff0c18 3751 #define DAC1_C0 DAC_C0_REG(DAC1)
mbed_official 146:f64d43ff0c18 3752 #define DAC1_C1 DAC_C1_REG(DAC1)
mbed_official 146:f64d43ff0c18 3753 #define DAC1_C2 DAC_C2_REG(DAC1)
mbed_official 146:f64d43ff0c18 3754
mbed_official 146:f64d43ff0c18 3755 /* DAC - Register array accessors */
mbed_official 146:f64d43ff0c18 3756 #define DAC0_DATL(index) DAC_DATL_REG(DAC0,index)
mbed_official 146:f64d43ff0c18 3757 #define DAC1_DATL(index) DAC_DATL_REG(DAC1,index)
mbed_official 146:f64d43ff0c18 3758 #define DAC0_DATH(index) DAC_DATH_REG(DAC0,index)
mbed_official 146:f64d43ff0c18 3759 #define DAC1_DATH(index) DAC_DATH_REG(DAC1,index)
mbed_official 146:f64d43ff0c18 3760
mbed_official 146:f64d43ff0c18 3761 /*!
mbed_official 146:f64d43ff0c18 3762 * @}
mbed_official 146:f64d43ff0c18 3763 */ /* end of group DAC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 3764
mbed_official 146:f64d43ff0c18 3765
mbed_official 146:f64d43ff0c18 3766 /*!
mbed_official 146:f64d43ff0c18 3767 * @}
mbed_official 146:f64d43ff0c18 3768 */ /* end of group DAC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 3769
mbed_official 146:f64d43ff0c18 3770
mbed_official 146:f64d43ff0c18 3771 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3772 -- DMA Peripheral Access Layer
mbed_official 146:f64d43ff0c18 3773 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3774
mbed_official 146:f64d43ff0c18 3775 /*!
mbed_official 146:f64d43ff0c18 3776 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
mbed_official 146:f64d43ff0c18 3777 * @{
mbed_official 146:f64d43ff0c18 3778 */
mbed_official 146:f64d43ff0c18 3779
mbed_official 146:f64d43ff0c18 3780 /** DMA - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 3781 typedef struct {
mbed_official 146:f64d43ff0c18 3782 __IO uint32_t CR; /**< Control Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 3783 __I uint32_t ES; /**< Error Status Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 3784 uint8_t RESERVED_0[4];
mbed_official 146:f64d43ff0c18 3785 __IO uint32_t ERQ; /**< Enable Request Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 3786 uint8_t RESERVED_1[4];
mbed_official 146:f64d43ff0c18 3787 __IO uint32_t EEI; /**< Enable Error Interrupt Register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 3788 __O uint8_t CEEI; /**< Clear Enable Error Interrupt Register, offset: 0x18 */
mbed_official 146:f64d43ff0c18 3789 __O uint8_t SEEI; /**< Set Enable Error Interrupt Register, offset: 0x19 */
mbed_official 146:f64d43ff0c18 3790 __O uint8_t CERQ; /**< Clear Enable Request Register, offset: 0x1A */
mbed_official 146:f64d43ff0c18 3791 __O uint8_t SERQ; /**< Set Enable Request Register, offset: 0x1B */
mbed_official 146:f64d43ff0c18 3792 __O uint8_t CDNE; /**< Clear DONE Status Bit Register, offset: 0x1C */
mbed_official 146:f64d43ff0c18 3793 __O uint8_t SSRT; /**< Set START Bit Register, offset: 0x1D */
mbed_official 146:f64d43ff0c18 3794 __O uint8_t CERR; /**< Clear Error Register, offset: 0x1E */
mbed_official 146:f64d43ff0c18 3795 __O uint8_t CINT; /**< Clear Interrupt Request Register, offset: 0x1F */
mbed_official 146:f64d43ff0c18 3796 uint8_t RESERVED_2[4];
mbed_official 146:f64d43ff0c18 3797 __IO uint32_t INT; /**< Interrupt Request Register, offset: 0x24 */
mbed_official 146:f64d43ff0c18 3798 uint8_t RESERVED_3[4];
mbed_official 146:f64d43ff0c18 3799 __IO uint32_t ERR; /**< Error Register, offset: 0x2C */
mbed_official 146:f64d43ff0c18 3800 uint8_t RESERVED_4[4];
mbed_official 146:f64d43ff0c18 3801 __I uint32_t HRS; /**< Hardware Request Status Register, offset: 0x34 */
mbed_official 324:406fd2029f23 3802 uint8_t RESERVED_5[200];
mbed_official 146:f64d43ff0c18 3803 __IO uint8_t DCHPRI3; /**< Channel n Priority Register, offset: 0x100 */
mbed_official 146:f64d43ff0c18 3804 __IO uint8_t DCHPRI2; /**< Channel n Priority Register, offset: 0x101 */
mbed_official 146:f64d43ff0c18 3805 __IO uint8_t DCHPRI1; /**< Channel n Priority Register, offset: 0x102 */
mbed_official 146:f64d43ff0c18 3806 __IO uint8_t DCHPRI0; /**< Channel n Priority Register, offset: 0x103 */
mbed_official 146:f64d43ff0c18 3807 __IO uint8_t DCHPRI7; /**< Channel n Priority Register, offset: 0x104 */
mbed_official 146:f64d43ff0c18 3808 __IO uint8_t DCHPRI6; /**< Channel n Priority Register, offset: 0x105 */
mbed_official 146:f64d43ff0c18 3809 __IO uint8_t DCHPRI5; /**< Channel n Priority Register, offset: 0x106 */
mbed_official 146:f64d43ff0c18 3810 __IO uint8_t DCHPRI4; /**< Channel n Priority Register, offset: 0x107 */
mbed_official 146:f64d43ff0c18 3811 __IO uint8_t DCHPRI11; /**< Channel n Priority Register, offset: 0x108 */
mbed_official 146:f64d43ff0c18 3812 __IO uint8_t DCHPRI10; /**< Channel n Priority Register, offset: 0x109 */
mbed_official 146:f64d43ff0c18 3813 __IO uint8_t DCHPRI9; /**< Channel n Priority Register, offset: 0x10A */
mbed_official 146:f64d43ff0c18 3814 __IO uint8_t DCHPRI8; /**< Channel n Priority Register, offset: 0x10B */
mbed_official 146:f64d43ff0c18 3815 __IO uint8_t DCHPRI15; /**< Channel n Priority Register, offset: 0x10C */
mbed_official 146:f64d43ff0c18 3816 __IO uint8_t DCHPRI14; /**< Channel n Priority Register, offset: 0x10D */
mbed_official 146:f64d43ff0c18 3817 __IO uint8_t DCHPRI13; /**< Channel n Priority Register, offset: 0x10E */
mbed_official 146:f64d43ff0c18 3818 __IO uint8_t DCHPRI12; /**< Channel n Priority Register, offset: 0x10F */
mbed_official 324:406fd2029f23 3819 uint8_t RESERVED_6[3824];
mbed_official 146:f64d43ff0c18 3820 struct { /* offset: 0x1000, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3821 __IO uint32_t SADDR; /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3822 __IO uint16_t SOFF; /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3823 __IO uint16_t ATTR; /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3824 union { /* offset: 0x1008, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3825 __IO uint32_t NBYTES_MLNO; /**< TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3826 __IO uint32_t NBYTES_MLOFFNO; /**< TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3827 __IO uint32_t NBYTES_MLOFFYES; /**< TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3828 };
mbed_official 146:f64d43ff0c18 3829 __IO uint32_t SLAST; /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3830 __IO uint32_t DADDR; /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3831 __IO uint16_t DOFF; /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3832 union { /* offset: 0x1016, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3833 __IO uint16_t CITER_ELINKNO; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3834 __IO uint16_t CITER_ELINKYES; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3835 };
mbed_official 146:f64d43ff0c18 3836 __IO uint32_t DLAST_SGA; /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3837 __IO uint16_t CSR; /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3838 union { /* offset: 0x101E, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3839 __IO uint16_t BITER_ELINKNO; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3840 __IO uint16_t BITER_ELINKYES; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */
mbed_official 146:f64d43ff0c18 3841 };
mbed_official 146:f64d43ff0c18 3842 } TCD[16];
mbed_official 146:f64d43ff0c18 3843 } DMA_Type, *DMA_MemMapPtr;
mbed_official 146:f64d43ff0c18 3844
mbed_official 146:f64d43ff0c18 3845 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3846 -- DMA - Register accessor macros
mbed_official 146:f64d43ff0c18 3847 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3848
mbed_official 146:f64d43ff0c18 3849 /*!
mbed_official 146:f64d43ff0c18 3850 * @addtogroup DMA_Register_Accessor_Macros DMA - Register accessor macros
mbed_official 146:f64d43ff0c18 3851 * @{
mbed_official 146:f64d43ff0c18 3852 */
mbed_official 146:f64d43ff0c18 3853
mbed_official 146:f64d43ff0c18 3854
mbed_official 146:f64d43ff0c18 3855 /* DMA - Register accessors */
mbed_official 146:f64d43ff0c18 3856 #define DMA_CR_REG(base) ((base)->CR)
mbed_official 146:f64d43ff0c18 3857 #define DMA_ES_REG(base) ((base)->ES)
mbed_official 146:f64d43ff0c18 3858 #define DMA_ERQ_REG(base) ((base)->ERQ)
mbed_official 146:f64d43ff0c18 3859 #define DMA_EEI_REG(base) ((base)->EEI)
mbed_official 146:f64d43ff0c18 3860 #define DMA_CEEI_REG(base) ((base)->CEEI)
mbed_official 146:f64d43ff0c18 3861 #define DMA_SEEI_REG(base) ((base)->SEEI)
mbed_official 146:f64d43ff0c18 3862 #define DMA_CERQ_REG(base) ((base)->CERQ)
mbed_official 146:f64d43ff0c18 3863 #define DMA_SERQ_REG(base) ((base)->SERQ)
mbed_official 146:f64d43ff0c18 3864 #define DMA_CDNE_REG(base) ((base)->CDNE)
mbed_official 146:f64d43ff0c18 3865 #define DMA_SSRT_REG(base) ((base)->SSRT)
mbed_official 146:f64d43ff0c18 3866 #define DMA_CERR_REG(base) ((base)->CERR)
mbed_official 146:f64d43ff0c18 3867 #define DMA_CINT_REG(base) ((base)->CINT)
mbed_official 146:f64d43ff0c18 3868 #define DMA_INT_REG(base) ((base)->INT)
mbed_official 146:f64d43ff0c18 3869 #define DMA_ERR_REG(base) ((base)->ERR)
mbed_official 146:f64d43ff0c18 3870 #define DMA_HRS_REG(base) ((base)->HRS)
mbed_official 146:f64d43ff0c18 3871 #define DMA_DCHPRI3_REG(base) ((base)->DCHPRI3)
mbed_official 146:f64d43ff0c18 3872 #define DMA_DCHPRI2_REG(base) ((base)->DCHPRI2)
mbed_official 146:f64d43ff0c18 3873 #define DMA_DCHPRI1_REG(base) ((base)->DCHPRI1)
mbed_official 146:f64d43ff0c18 3874 #define DMA_DCHPRI0_REG(base) ((base)->DCHPRI0)
mbed_official 146:f64d43ff0c18 3875 #define DMA_DCHPRI7_REG(base) ((base)->DCHPRI7)
mbed_official 146:f64d43ff0c18 3876 #define DMA_DCHPRI6_REG(base) ((base)->DCHPRI6)
mbed_official 146:f64d43ff0c18 3877 #define DMA_DCHPRI5_REG(base) ((base)->DCHPRI5)
mbed_official 146:f64d43ff0c18 3878 #define DMA_DCHPRI4_REG(base) ((base)->DCHPRI4)
mbed_official 146:f64d43ff0c18 3879 #define DMA_DCHPRI11_REG(base) ((base)->DCHPRI11)
mbed_official 146:f64d43ff0c18 3880 #define DMA_DCHPRI10_REG(base) ((base)->DCHPRI10)
mbed_official 146:f64d43ff0c18 3881 #define DMA_DCHPRI9_REG(base) ((base)->DCHPRI9)
mbed_official 146:f64d43ff0c18 3882 #define DMA_DCHPRI8_REG(base) ((base)->DCHPRI8)
mbed_official 146:f64d43ff0c18 3883 #define DMA_DCHPRI15_REG(base) ((base)->DCHPRI15)
mbed_official 146:f64d43ff0c18 3884 #define DMA_DCHPRI14_REG(base) ((base)->DCHPRI14)
mbed_official 146:f64d43ff0c18 3885 #define DMA_DCHPRI13_REG(base) ((base)->DCHPRI13)
mbed_official 146:f64d43ff0c18 3886 #define DMA_DCHPRI12_REG(base) ((base)->DCHPRI12)
mbed_official 146:f64d43ff0c18 3887 #define DMA_SADDR_REG(base,index) ((base)->TCD[index].SADDR)
mbed_official 146:f64d43ff0c18 3888 #define DMA_SOFF_REG(base,index) ((base)->TCD[index].SOFF)
mbed_official 146:f64d43ff0c18 3889 #define DMA_ATTR_REG(base,index) ((base)->TCD[index].ATTR)
mbed_official 146:f64d43ff0c18 3890 #define DMA_NBYTES_MLNO_REG(base,index) ((base)->TCD[index].NBYTES_MLNO)
mbed_official 146:f64d43ff0c18 3891 #define DMA_NBYTES_MLOFFNO_REG(base,index) ((base)->TCD[index].NBYTES_MLOFFNO)
mbed_official 146:f64d43ff0c18 3892 #define DMA_NBYTES_MLOFFYES_REG(base,index) ((base)->TCD[index].NBYTES_MLOFFYES)
mbed_official 146:f64d43ff0c18 3893 #define DMA_SLAST_REG(base,index) ((base)->TCD[index].SLAST)
mbed_official 146:f64d43ff0c18 3894 #define DMA_DADDR_REG(base,index) ((base)->TCD[index].DADDR)
mbed_official 146:f64d43ff0c18 3895 #define DMA_DOFF_REG(base,index) ((base)->TCD[index].DOFF)
mbed_official 146:f64d43ff0c18 3896 #define DMA_CITER_ELINKNO_REG(base,index) ((base)->TCD[index].CITER_ELINKNO)
mbed_official 146:f64d43ff0c18 3897 #define DMA_CITER_ELINKYES_REG(base,index) ((base)->TCD[index].CITER_ELINKYES)
mbed_official 146:f64d43ff0c18 3898 #define DMA_DLAST_SGA_REG(base,index) ((base)->TCD[index].DLAST_SGA)
mbed_official 146:f64d43ff0c18 3899 #define DMA_CSR_REG(base,index) ((base)->TCD[index].CSR)
mbed_official 146:f64d43ff0c18 3900 #define DMA_BITER_ELINKNO_REG(base,index) ((base)->TCD[index].BITER_ELINKNO)
mbed_official 146:f64d43ff0c18 3901 #define DMA_BITER_ELINKYES_REG(base,index) ((base)->TCD[index].BITER_ELINKYES)
mbed_official 146:f64d43ff0c18 3902
mbed_official 146:f64d43ff0c18 3903 /*!
mbed_official 146:f64d43ff0c18 3904 * @}
mbed_official 146:f64d43ff0c18 3905 */ /* end of group DMA_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 3906
mbed_official 146:f64d43ff0c18 3907
mbed_official 146:f64d43ff0c18 3908 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 3909 -- DMA Register Masks
mbed_official 146:f64d43ff0c18 3910 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 3911
mbed_official 146:f64d43ff0c18 3912 /*!
mbed_official 146:f64d43ff0c18 3913 * @addtogroup DMA_Register_Masks DMA Register Masks
mbed_official 146:f64d43ff0c18 3914 * @{
mbed_official 146:f64d43ff0c18 3915 */
mbed_official 146:f64d43ff0c18 3916
mbed_official 146:f64d43ff0c18 3917 /* CR Bit Fields */
mbed_official 146:f64d43ff0c18 3918 #define DMA_CR_EDBG_MASK 0x2u
mbed_official 146:f64d43ff0c18 3919 #define DMA_CR_EDBG_SHIFT 1
mbed_official 146:f64d43ff0c18 3920 #define DMA_CR_ERCA_MASK 0x4u
mbed_official 146:f64d43ff0c18 3921 #define DMA_CR_ERCA_SHIFT 2
mbed_official 146:f64d43ff0c18 3922 #define DMA_CR_HOE_MASK 0x10u
mbed_official 146:f64d43ff0c18 3923 #define DMA_CR_HOE_SHIFT 4
mbed_official 146:f64d43ff0c18 3924 #define DMA_CR_HALT_MASK 0x20u
mbed_official 146:f64d43ff0c18 3925 #define DMA_CR_HALT_SHIFT 5
mbed_official 146:f64d43ff0c18 3926 #define DMA_CR_CLM_MASK 0x40u
mbed_official 146:f64d43ff0c18 3927 #define DMA_CR_CLM_SHIFT 6
mbed_official 146:f64d43ff0c18 3928 #define DMA_CR_EMLM_MASK 0x80u
mbed_official 146:f64d43ff0c18 3929 #define DMA_CR_EMLM_SHIFT 7
mbed_official 146:f64d43ff0c18 3930 #define DMA_CR_ECX_MASK 0x10000u
mbed_official 146:f64d43ff0c18 3931 #define DMA_CR_ECX_SHIFT 16
mbed_official 146:f64d43ff0c18 3932 #define DMA_CR_CX_MASK 0x20000u
mbed_official 146:f64d43ff0c18 3933 #define DMA_CR_CX_SHIFT 17
mbed_official 146:f64d43ff0c18 3934 /* ES Bit Fields */
mbed_official 146:f64d43ff0c18 3935 #define DMA_ES_DBE_MASK 0x1u
mbed_official 146:f64d43ff0c18 3936 #define DMA_ES_DBE_SHIFT 0
mbed_official 146:f64d43ff0c18 3937 #define DMA_ES_SBE_MASK 0x2u
mbed_official 146:f64d43ff0c18 3938 #define DMA_ES_SBE_SHIFT 1
mbed_official 146:f64d43ff0c18 3939 #define DMA_ES_SGE_MASK 0x4u
mbed_official 146:f64d43ff0c18 3940 #define DMA_ES_SGE_SHIFT 2
mbed_official 146:f64d43ff0c18 3941 #define DMA_ES_NCE_MASK 0x8u
mbed_official 146:f64d43ff0c18 3942 #define DMA_ES_NCE_SHIFT 3
mbed_official 146:f64d43ff0c18 3943 #define DMA_ES_DOE_MASK 0x10u
mbed_official 146:f64d43ff0c18 3944 #define DMA_ES_DOE_SHIFT 4
mbed_official 146:f64d43ff0c18 3945 #define DMA_ES_DAE_MASK 0x20u
mbed_official 146:f64d43ff0c18 3946 #define DMA_ES_DAE_SHIFT 5
mbed_official 146:f64d43ff0c18 3947 #define DMA_ES_SOE_MASK 0x40u
mbed_official 146:f64d43ff0c18 3948 #define DMA_ES_SOE_SHIFT 6
mbed_official 146:f64d43ff0c18 3949 #define DMA_ES_SAE_MASK 0x80u
mbed_official 146:f64d43ff0c18 3950 #define DMA_ES_SAE_SHIFT 7
mbed_official 146:f64d43ff0c18 3951 #define DMA_ES_ERRCHN_MASK 0xF00u
mbed_official 146:f64d43ff0c18 3952 #define DMA_ES_ERRCHN_SHIFT 8
mbed_official 146:f64d43ff0c18 3953 #define DMA_ES_ERRCHN(x) (((uint32_t)(((uint32_t)(x))<<DMA_ES_ERRCHN_SHIFT))&DMA_ES_ERRCHN_MASK)
mbed_official 146:f64d43ff0c18 3954 #define DMA_ES_CPE_MASK 0x4000u
mbed_official 146:f64d43ff0c18 3955 #define DMA_ES_CPE_SHIFT 14
mbed_official 146:f64d43ff0c18 3956 #define DMA_ES_ECX_MASK 0x10000u
mbed_official 146:f64d43ff0c18 3957 #define DMA_ES_ECX_SHIFT 16
mbed_official 146:f64d43ff0c18 3958 #define DMA_ES_VLD_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 3959 #define DMA_ES_VLD_SHIFT 31
mbed_official 146:f64d43ff0c18 3960 /* ERQ Bit Fields */
mbed_official 146:f64d43ff0c18 3961 #define DMA_ERQ_ERQ0_MASK 0x1u
mbed_official 146:f64d43ff0c18 3962 #define DMA_ERQ_ERQ0_SHIFT 0
mbed_official 146:f64d43ff0c18 3963 #define DMA_ERQ_ERQ1_MASK 0x2u
mbed_official 146:f64d43ff0c18 3964 #define DMA_ERQ_ERQ1_SHIFT 1
mbed_official 146:f64d43ff0c18 3965 #define DMA_ERQ_ERQ2_MASK 0x4u
mbed_official 146:f64d43ff0c18 3966 #define DMA_ERQ_ERQ2_SHIFT 2
mbed_official 146:f64d43ff0c18 3967 #define DMA_ERQ_ERQ3_MASK 0x8u
mbed_official 146:f64d43ff0c18 3968 #define DMA_ERQ_ERQ3_SHIFT 3
mbed_official 146:f64d43ff0c18 3969 #define DMA_ERQ_ERQ4_MASK 0x10u
mbed_official 146:f64d43ff0c18 3970 #define DMA_ERQ_ERQ4_SHIFT 4
mbed_official 146:f64d43ff0c18 3971 #define DMA_ERQ_ERQ5_MASK 0x20u
mbed_official 146:f64d43ff0c18 3972 #define DMA_ERQ_ERQ5_SHIFT 5
mbed_official 146:f64d43ff0c18 3973 #define DMA_ERQ_ERQ6_MASK 0x40u
mbed_official 146:f64d43ff0c18 3974 #define DMA_ERQ_ERQ6_SHIFT 6
mbed_official 146:f64d43ff0c18 3975 #define DMA_ERQ_ERQ7_MASK 0x80u
mbed_official 146:f64d43ff0c18 3976 #define DMA_ERQ_ERQ7_SHIFT 7
mbed_official 146:f64d43ff0c18 3977 #define DMA_ERQ_ERQ8_MASK 0x100u
mbed_official 146:f64d43ff0c18 3978 #define DMA_ERQ_ERQ8_SHIFT 8
mbed_official 146:f64d43ff0c18 3979 #define DMA_ERQ_ERQ9_MASK 0x200u
mbed_official 146:f64d43ff0c18 3980 #define DMA_ERQ_ERQ9_SHIFT 9
mbed_official 146:f64d43ff0c18 3981 #define DMA_ERQ_ERQ10_MASK 0x400u
mbed_official 146:f64d43ff0c18 3982 #define DMA_ERQ_ERQ10_SHIFT 10
mbed_official 146:f64d43ff0c18 3983 #define DMA_ERQ_ERQ11_MASK 0x800u
mbed_official 146:f64d43ff0c18 3984 #define DMA_ERQ_ERQ11_SHIFT 11
mbed_official 146:f64d43ff0c18 3985 #define DMA_ERQ_ERQ12_MASK 0x1000u
mbed_official 146:f64d43ff0c18 3986 #define DMA_ERQ_ERQ12_SHIFT 12
mbed_official 146:f64d43ff0c18 3987 #define DMA_ERQ_ERQ13_MASK 0x2000u
mbed_official 146:f64d43ff0c18 3988 #define DMA_ERQ_ERQ13_SHIFT 13
mbed_official 146:f64d43ff0c18 3989 #define DMA_ERQ_ERQ14_MASK 0x4000u
mbed_official 146:f64d43ff0c18 3990 #define DMA_ERQ_ERQ14_SHIFT 14
mbed_official 146:f64d43ff0c18 3991 #define DMA_ERQ_ERQ15_MASK 0x8000u
mbed_official 146:f64d43ff0c18 3992 #define DMA_ERQ_ERQ15_SHIFT 15
mbed_official 146:f64d43ff0c18 3993 /* EEI Bit Fields */
mbed_official 146:f64d43ff0c18 3994 #define DMA_EEI_EEI0_MASK 0x1u
mbed_official 146:f64d43ff0c18 3995 #define DMA_EEI_EEI0_SHIFT 0
mbed_official 146:f64d43ff0c18 3996 #define DMA_EEI_EEI1_MASK 0x2u
mbed_official 146:f64d43ff0c18 3997 #define DMA_EEI_EEI1_SHIFT 1
mbed_official 146:f64d43ff0c18 3998 #define DMA_EEI_EEI2_MASK 0x4u
mbed_official 146:f64d43ff0c18 3999 #define DMA_EEI_EEI2_SHIFT 2
mbed_official 146:f64d43ff0c18 4000 #define DMA_EEI_EEI3_MASK 0x8u
mbed_official 146:f64d43ff0c18 4001 #define DMA_EEI_EEI3_SHIFT 3
mbed_official 146:f64d43ff0c18 4002 #define DMA_EEI_EEI4_MASK 0x10u
mbed_official 146:f64d43ff0c18 4003 #define DMA_EEI_EEI4_SHIFT 4
mbed_official 146:f64d43ff0c18 4004 #define DMA_EEI_EEI5_MASK 0x20u
mbed_official 146:f64d43ff0c18 4005 #define DMA_EEI_EEI5_SHIFT 5
mbed_official 146:f64d43ff0c18 4006 #define DMA_EEI_EEI6_MASK 0x40u
mbed_official 146:f64d43ff0c18 4007 #define DMA_EEI_EEI6_SHIFT 6
mbed_official 146:f64d43ff0c18 4008 #define DMA_EEI_EEI7_MASK 0x80u
mbed_official 146:f64d43ff0c18 4009 #define DMA_EEI_EEI7_SHIFT 7
mbed_official 146:f64d43ff0c18 4010 #define DMA_EEI_EEI8_MASK 0x100u
mbed_official 146:f64d43ff0c18 4011 #define DMA_EEI_EEI8_SHIFT 8
mbed_official 146:f64d43ff0c18 4012 #define DMA_EEI_EEI9_MASK 0x200u
mbed_official 146:f64d43ff0c18 4013 #define DMA_EEI_EEI9_SHIFT 9
mbed_official 146:f64d43ff0c18 4014 #define DMA_EEI_EEI10_MASK 0x400u
mbed_official 146:f64d43ff0c18 4015 #define DMA_EEI_EEI10_SHIFT 10
mbed_official 146:f64d43ff0c18 4016 #define DMA_EEI_EEI11_MASK 0x800u
mbed_official 146:f64d43ff0c18 4017 #define DMA_EEI_EEI11_SHIFT 11
mbed_official 146:f64d43ff0c18 4018 #define DMA_EEI_EEI12_MASK 0x1000u
mbed_official 146:f64d43ff0c18 4019 #define DMA_EEI_EEI12_SHIFT 12
mbed_official 146:f64d43ff0c18 4020 #define DMA_EEI_EEI13_MASK 0x2000u
mbed_official 146:f64d43ff0c18 4021 #define DMA_EEI_EEI13_SHIFT 13
mbed_official 146:f64d43ff0c18 4022 #define DMA_EEI_EEI14_MASK 0x4000u
mbed_official 146:f64d43ff0c18 4023 #define DMA_EEI_EEI14_SHIFT 14
mbed_official 146:f64d43ff0c18 4024 #define DMA_EEI_EEI15_MASK 0x8000u
mbed_official 146:f64d43ff0c18 4025 #define DMA_EEI_EEI15_SHIFT 15
mbed_official 146:f64d43ff0c18 4026 /* CEEI Bit Fields */
mbed_official 146:f64d43ff0c18 4027 #define DMA_CEEI_CEEI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4028 #define DMA_CEEI_CEEI_SHIFT 0
mbed_official 146:f64d43ff0c18 4029 #define DMA_CEEI_CEEI(x) (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_CEEI_SHIFT))&DMA_CEEI_CEEI_MASK)
mbed_official 146:f64d43ff0c18 4030 #define DMA_CEEI_CAEE_MASK 0x40u
mbed_official 146:f64d43ff0c18 4031 #define DMA_CEEI_CAEE_SHIFT 6
mbed_official 146:f64d43ff0c18 4032 #define DMA_CEEI_NOP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4033 #define DMA_CEEI_NOP_SHIFT 7
mbed_official 146:f64d43ff0c18 4034 /* SEEI Bit Fields */
mbed_official 146:f64d43ff0c18 4035 #define DMA_SEEI_SEEI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4036 #define DMA_SEEI_SEEI_SHIFT 0
mbed_official 146:f64d43ff0c18 4037 #define DMA_SEEI_SEEI(x) (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_SEEI_SHIFT))&DMA_SEEI_SEEI_MASK)
mbed_official 146:f64d43ff0c18 4038 #define DMA_SEEI_SAEE_MASK 0x40u
mbed_official 146:f64d43ff0c18 4039 #define DMA_SEEI_SAEE_SHIFT 6
mbed_official 146:f64d43ff0c18 4040 #define DMA_SEEI_NOP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4041 #define DMA_SEEI_NOP_SHIFT 7
mbed_official 146:f64d43ff0c18 4042 /* CERQ Bit Fields */
mbed_official 146:f64d43ff0c18 4043 #define DMA_CERQ_CERQ_MASK 0xFu
mbed_official 146:f64d43ff0c18 4044 #define DMA_CERQ_CERQ_SHIFT 0
mbed_official 146:f64d43ff0c18 4045 #define DMA_CERQ_CERQ(x) (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_CERQ_SHIFT))&DMA_CERQ_CERQ_MASK)
mbed_official 146:f64d43ff0c18 4046 #define DMA_CERQ_CAER_MASK 0x40u
mbed_official 146:f64d43ff0c18 4047 #define DMA_CERQ_CAER_SHIFT 6
mbed_official 146:f64d43ff0c18 4048 #define DMA_CERQ_NOP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4049 #define DMA_CERQ_NOP_SHIFT 7
mbed_official 146:f64d43ff0c18 4050 /* SERQ Bit Fields */
mbed_official 146:f64d43ff0c18 4051 #define DMA_SERQ_SERQ_MASK 0xFu
mbed_official 146:f64d43ff0c18 4052 #define DMA_SERQ_SERQ_SHIFT 0
mbed_official 146:f64d43ff0c18 4053 #define DMA_SERQ_SERQ(x) (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_SERQ_SHIFT))&DMA_SERQ_SERQ_MASK)
mbed_official 146:f64d43ff0c18 4054 #define DMA_SERQ_SAER_MASK 0x40u
mbed_official 146:f64d43ff0c18 4055 #define DMA_SERQ_SAER_SHIFT 6
mbed_official 146:f64d43ff0c18 4056 #define DMA_SERQ_NOP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4057 #define DMA_SERQ_NOP_SHIFT 7
mbed_official 146:f64d43ff0c18 4058 /* CDNE Bit Fields */
mbed_official 146:f64d43ff0c18 4059 #define DMA_CDNE_CDNE_MASK 0xFu
mbed_official 146:f64d43ff0c18 4060 #define DMA_CDNE_CDNE_SHIFT 0
mbed_official 146:f64d43ff0c18 4061 #define DMA_CDNE_CDNE(x) (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_CDNE_SHIFT))&DMA_CDNE_CDNE_MASK)
mbed_official 146:f64d43ff0c18 4062 #define DMA_CDNE_CADN_MASK 0x40u
mbed_official 146:f64d43ff0c18 4063 #define DMA_CDNE_CADN_SHIFT 6
mbed_official 146:f64d43ff0c18 4064 #define DMA_CDNE_NOP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4065 #define DMA_CDNE_NOP_SHIFT 7
mbed_official 146:f64d43ff0c18 4066 /* SSRT Bit Fields */
mbed_official 146:f64d43ff0c18 4067 #define DMA_SSRT_SSRT_MASK 0xFu
mbed_official 146:f64d43ff0c18 4068 #define DMA_SSRT_SSRT_SHIFT 0
mbed_official 146:f64d43ff0c18 4069 #define DMA_SSRT_SSRT(x) (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_SSRT_SHIFT))&DMA_SSRT_SSRT_MASK)
mbed_official 146:f64d43ff0c18 4070 #define DMA_SSRT_SAST_MASK 0x40u
mbed_official 146:f64d43ff0c18 4071 #define DMA_SSRT_SAST_SHIFT 6
mbed_official 146:f64d43ff0c18 4072 #define DMA_SSRT_NOP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4073 #define DMA_SSRT_NOP_SHIFT 7
mbed_official 146:f64d43ff0c18 4074 /* CERR Bit Fields */
mbed_official 146:f64d43ff0c18 4075 #define DMA_CERR_CERR_MASK 0xFu
mbed_official 146:f64d43ff0c18 4076 #define DMA_CERR_CERR_SHIFT 0
mbed_official 146:f64d43ff0c18 4077 #define DMA_CERR_CERR(x) (((uint8_t)(((uint8_t)(x))<<DMA_CERR_CERR_SHIFT))&DMA_CERR_CERR_MASK)
mbed_official 146:f64d43ff0c18 4078 #define DMA_CERR_CAEI_MASK 0x40u
mbed_official 146:f64d43ff0c18 4079 #define DMA_CERR_CAEI_SHIFT 6
mbed_official 146:f64d43ff0c18 4080 #define DMA_CERR_NOP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4081 #define DMA_CERR_NOP_SHIFT 7
mbed_official 146:f64d43ff0c18 4082 /* CINT Bit Fields */
mbed_official 146:f64d43ff0c18 4083 #define DMA_CINT_CINT_MASK 0xFu
mbed_official 146:f64d43ff0c18 4084 #define DMA_CINT_CINT_SHIFT 0
mbed_official 146:f64d43ff0c18 4085 #define DMA_CINT_CINT(x) (((uint8_t)(((uint8_t)(x))<<DMA_CINT_CINT_SHIFT))&DMA_CINT_CINT_MASK)
mbed_official 146:f64d43ff0c18 4086 #define DMA_CINT_CAIR_MASK 0x40u
mbed_official 146:f64d43ff0c18 4087 #define DMA_CINT_CAIR_SHIFT 6
mbed_official 146:f64d43ff0c18 4088 #define DMA_CINT_NOP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4089 #define DMA_CINT_NOP_SHIFT 7
mbed_official 146:f64d43ff0c18 4090 /* INT Bit Fields */
mbed_official 146:f64d43ff0c18 4091 #define DMA_INT_INT0_MASK 0x1u
mbed_official 146:f64d43ff0c18 4092 #define DMA_INT_INT0_SHIFT 0
mbed_official 146:f64d43ff0c18 4093 #define DMA_INT_INT1_MASK 0x2u
mbed_official 146:f64d43ff0c18 4094 #define DMA_INT_INT1_SHIFT 1
mbed_official 146:f64d43ff0c18 4095 #define DMA_INT_INT2_MASK 0x4u
mbed_official 146:f64d43ff0c18 4096 #define DMA_INT_INT2_SHIFT 2
mbed_official 146:f64d43ff0c18 4097 #define DMA_INT_INT3_MASK 0x8u
mbed_official 146:f64d43ff0c18 4098 #define DMA_INT_INT3_SHIFT 3
mbed_official 146:f64d43ff0c18 4099 #define DMA_INT_INT4_MASK 0x10u
mbed_official 146:f64d43ff0c18 4100 #define DMA_INT_INT4_SHIFT 4
mbed_official 146:f64d43ff0c18 4101 #define DMA_INT_INT5_MASK 0x20u
mbed_official 146:f64d43ff0c18 4102 #define DMA_INT_INT5_SHIFT 5
mbed_official 146:f64d43ff0c18 4103 #define DMA_INT_INT6_MASK 0x40u
mbed_official 146:f64d43ff0c18 4104 #define DMA_INT_INT6_SHIFT 6
mbed_official 146:f64d43ff0c18 4105 #define DMA_INT_INT7_MASK 0x80u
mbed_official 146:f64d43ff0c18 4106 #define DMA_INT_INT7_SHIFT 7
mbed_official 146:f64d43ff0c18 4107 #define DMA_INT_INT8_MASK 0x100u
mbed_official 146:f64d43ff0c18 4108 #define DMA_INT_INT8_SHIFT 8
mbed_official 146:f64d43ff0c18 4109 #define DMA_INT_INT9_MASK 0x200u
mbed_official 146:f64d43ff0c18 4110 #define DMA_INT_INT9_SHIFT 9
mbed_official 146:f64d43ff0c18 4111 #define DMA_INT_INT10_MASK 0x400u
mbed_official 146:f64d43ff0c18 4112 #define DMA_INT_INT10_SHIFT 10
mbed_official 146:f64d43ff0c18 4113 #define DMA_INT_INT11_MASK 0x800u
mbed_official 146:f64d43ff0c18 4114 #define DMA_INT_INT11_SHIFT 11
mbed_official 146:f64d43ff0c18 4115 #define DMA_INT_INT12_MASK 0x1000u
mbed_official 146:f64d43ff0c18 4116 #define DMA_INT_INT12_SHIFT 12
mbed_official 146:f64d43ff0c18 4117 #define DMA_INT_INT13_MASK 0x2000u
mbed_official 146:f64d43ff0c18 4118 #define DMA_INT_INT13_SHIFT 13
mbed_official 146:f64d43ff0c18 4119 #define DMA_INT_INT14_MASK 0x4000u
mbed_official 146:f64d43ff0c18 4120 #define DMA_INT_INT14_SHIFT 14
mbed_official 146:f64d43ff0c18 4121 #define DMA_INT_INT15_MASK 0x8000u
mbed_official 146:f64d43ff0c18 4122 #define DMA_INT_INT15_SHIFT 15
mbed_official 146:f64d43ff0c18 4123 /* ERR Bit Fields */
mbed_official 146:f64d43ff0c18 4124 #define DMA_ERR_ERR0_MASK 0x1u
mbed_official 146:f64d43ff0c18 4125 #define DMA_ERR_ERR0_SHIFT 0
mbed_official 146:f64d43ff0c18 4126 #define DMA_ERR_ERR1_MASK 0x2u
mbed_official 146:f64d43ff0c18 4127 #define DMA_ERR_ERR1_SHIFT 1
mbed_official 146:f64d43ff0c18 4128 #define DMA_ERR_ERR2_MASK 0x4u
mbed_official 146:f64d43ff0c18 4129 #define DMA_ERR_ERR2_SHIFT 2
mbed_official 146:f64d43ff0c18 4130 #define DMA_ERR_ERR3_MASK 0x8u
mbed_official 146:f64d43ff0c18 4131 #define DMA_ERR_ERR3_SHIFT 3
mbed_official 146:f64d43ff0c18 4132 #define DMA_ERR_ERR4_MASK 0x10u
mbed_official 146:f64d43ff0c18 4133 #define DMA_ERR_ERR4_SHIFT 4
mbed_official 146:f64d43ff0c18 4134 #define DMA_ERR_ERR5_MASK 0x20u
mbed_official 146:f64d43ff0c18 4135 #define DMA_ERR_ERR5_SHIFT 5
mbed_official 146:f64d43ff0c18 4136 #define DMA_ERR_ERR6_MASK 0x40u
mbed_official 146:f64d43ff0c18 4137 #define DMA_ERR_ERR6_SHIFT 6
mbed_official 146:f64d43ff0c18 4138 #define DMA_ERR_ERR7_MASK 0x80u
mbed_official 146:f64d43ff0c18 4139 #define DMA_ERR_ERR7_SHIFT 7
mbed_official 146:f64d43ff0c18 4140 #define DMA_ERR_ERR8_MASK 0x100u
mbed_official 146:f64d43ff0c18 4141 #define DMA_ERR_ERR8_SHIFT 8
mbed_official 146:f64d43ff0c18 4142 #define DMA_ERR_ERR9_MASK 0x200u
mbed_official 146:f64d43ff0c18 4143 #define DMA_ERR_ERR9_SHIFT 9
mbed_official 146:f64d43ff0c18 4144 #define DMA_ERR_ERR10_MASK 0x400u
mbed_official 146:f64d43ff0c18 4145 #define DMA_ERR_ERR10_SHIFT 10
mbed_official 146:f64d43ff0c18 4146 #define DMA_ERR_ERR11_MASK 0x800u
mbed_official 146:f64d43ff0c18 4147 #define DMA_ERR_ERR11_SHIFT 11
mbed_official 146:f64d43ff0c18 4148 #define DMA_ERR_ERR12_MASK 0x1000u
mbed_official 146:f64d43ff0c18 4149 #define DMA_ERR_ERR12_SHIFT 12
mbed_official 146:f64d43ff0c18 4150 #define DMA_ERR_ERR13_MASK 0x2000u
mbed_official 146:f64d43ff0c18 4151 #define DMA_ERR_ERR13_SHIFT 13
mbed_official 146:f64d43ff0c18 4152 #define DMA_ERR_ERR14_MASK 0x4000u
mbed_official 146:f64d43ff0c18 4153 #define DMA_ERR_ERR14_SHIFT 14
mbed_official 146:f64d43ff0c18 4154 #define DMA_ERR_ERR15_MASK 0x8000u
mbed_official 146:f64d43ff0c18 4155 #define DMA_ERR_ERR15_SHIFT 15
mbed_official 146:f64d43ff0c18 4156 /* HRS Bit Fields */
mbed_official 146:f64d43ff0c18 4157 #define DMA_HRS_HRS0_MASK 0x1u
mbed_official 146:f64d43ff0c18 4158 #define DMA_HRS_HRS0_SHIFT 0
mbed_official 146:f64d43ff0c18 4159 #define DMA_HRS_HRS1_MASK 0x2u
mbed_official 146:f64d43ff0c18 4160 #define DMA_HRS_HRS1_SHIFT 1
mbed_official 146:f64d43ff0c18 4161 #define DMA_HRS_HRS2_MASK 0x4u
mbed_official 146:f64d43ff0c18 4162 #define DMA_HRS_HRS2_SHIFT 2
mbed_official 146:f64d43ff0c18 4163 #define DMA_HRS_HRS3_MASK 0x8u
mbed_official 146:f64d43ff0c18 4164 #define DMA_HRS_HRS3_SHIFT 3
mbed_official 146:f64d43ff0c18 4165 #define DMA_HRS_HRS4_MASK 0x10u
mbed_official 146:f64d43ff0c18 4166 #define DMA_HRS_HRS4_SHIFT 4
mbed_official 146:f64d43ff0c18 4167 #define DMA_HRS_HRS5_MASK 0x20u
mbed_official 146:f64d43ff0c18 4168 #define DMA_HRS_HRS5_SHIFT 5
mbed_official 146:f64d43ff0c18 4169 #define DMA_HRS_HRS6_MASK 0x40u
mbed_official 146:f64d43ff0c18 4170 #define DMA_HRS_HRS6_SHIFT 6
mbed_official 146:f64d43ff0c18 4171 #define DMA_HRS_HRS7_MASK 0x80u
mbed_official 146:f64d43ff0c18 4172 #define DMA_HRS_HRS7_SHIFT 7
mbed_official 146:f64d43ff0c18 4173 #define DMA_HRS_HRS8_MASK 0x100u
mbed_official 146:f64d43ff0c18 4174 #define DMA_HRS_HRS8_SHIFT 8
mbed_official 146:f64d43ff0c18 4175 #define DMA_HRS_HRS9_MASK 0x200u
mbed_official 146:f64d43ff0c18 4176 #define DMA_HRS_HRS9_SHIFT 9
mbed_official 146:f64d43ff0c18 4177 #define DMA_HRS_HRS10_MASK 0x400u
mbed_official 146:f64d43ff0c18 4178 #define DMA_HRS_HRS10_SHIFT 10
mbed_official 146:f64d43ff0c18 4179 #define DMA_HRS_HRS11_MASK 0x800u
mbed_official 146:f64d43ff0c18 4180 #define DMA_HRS_HRS11_SHIFT 11
mbed_official 146:f64d43ff0c18 4181 #define DMA_HRS_HRS12_MASK 0x1000u
mbed_official 146:f64d43ff0c18 4182 #define DMA_HRS_HRS12_SHIFT 12
mbed_official 146:f64d43ff0c18 4183 #define DMA_HRS_HRS13_MASK 0x2000u
mbed_official 146:f64d43ff0c18 4184 #define DMA_HRS_HRS13_SHIFT 13
mbed_official 146:f64d43ff0c18 4185 #define DMA_HRS_HRS14_MASK 0x4000u
mbed_official 146:f64d43ff0c18 4186 #define DMA_HRS_HRS14_SHIFT 14
mbed_official 146:f64d43ff0c18 4187 #define DMA_HRS_HRS15_MASK 0x8000u
mbed_official 146:f64d43ff0c18 4188 #define DMA_HRS_HRS15_SHIFT 15
mbed_official 146:f64d43ff0c18 4189 /* DCHPRI3 Bit Fields */
mbed_official 146:f64d43ff0c18 4190 #define DMA_DCHPRI3_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4191 #define DMA_DCHPRI3_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4192 #define DMA_DCHPRI3_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI3_CHPRI_SHIFT))&DMA_DCHPRI3_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4193 #define DMA_DCHPRI3_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4194 #define DMA_DCHPRI3_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4195 #define DMA_DCHPRI3_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4196 #define DMA_DCHPRI3_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4197 /* DCHPRI2 Bit Fields */
mbed_official 146:f64d43ff0c18 4198 #define DMA_DCHPRI2_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4199 #define DMA_DCHPRI2_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4200 #define DMA_DCHPRI2_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI2_CHPRI_SHIFT))&DMA_DCHPRI2_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4201 #define DMA_DCHPRI2_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4202 #define DMA_DCHPRI2_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4203 #define DMA_DCHPRI2_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4204 #define DMA_DCHPRI2_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4205 /* DCHPRI1 Bit Fields */
mbed_official 146:f64d43ff0c18 4206 #define DMA_DCHPRI1_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4207 #define DMA_DCHPRI1_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4208 #define DMA_DCHPRI1_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI1_CHPRI_SHIFT))&DMA_DCHPRI1_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4209 #define DMA_DCHPRI1_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4210 #define DMA_DCHPRI1_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4211 #define DMA_DCHPRI1_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4212 #define DMA_DCHPRI1_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4213 /* DCHPRI0 Bit Fields */
mbed_official 146:f64d43ff0c18 4214 #define DMA_DCHPRI0_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4215 #define DMA_DCHPRI0_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4216 #define DMA_DCHPRI0_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI0_CHPRI_SHIFT))&DMA_DCHPRI0_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4217 #define DMA_DCHPRI0_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4218 #define DMA_DCHPRI0_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4219 #define DMA_DCHPRI0_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4220 #define DMA_DCHPRI0_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4221 /* DCHPRI7 Bit Fields */
mbed_official 146:f64d43ff0c18 4222 #define DMA_DCHPRI7_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4223 #define DMA_DCHPRI7_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4224 #define DMA_DCHPRI7_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI7_CHPRI_SHIFT))&DMA_DCHPRI7_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4225 #define DMA_DCHPRI7_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4226 #define DMA_DCHPRI7_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4227 #define DMA_DCHPRI7_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4228 #define DMA_DCHPRI7_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4229 /* DCHPRI6 Bit Fields */
mbed_official 146:f64d43ff0c18 4230 #define DMA_DCHPRI6_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4231 #define DMA_DCHPRI6_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4232 #define DMA_DCHPRI6_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI6_CHPRI_SHIFT))&DMA_DCHPRI6_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4233 #define DMA_DCHPRI6_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4234 #define DMA_DCHPRI6_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4235 #define DMA_DCHPRI6_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4236 #define DMA_DCHPRI6_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4237 /* DCHPRI5 Bit Fields */
mbed_official 146:f64d43ff0c18 4238 #define DMA_DCHPRI5_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4239 #define DMA_DCHPRI5_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4240 #define DMA_DCHPRI5_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI5_CHPRI_SHIFT))&DMA_DCHPRI5_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4241 #define DMA_DCHPRI5_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4242 #define DMA_DCHPRI5_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4243 #define DMA_DCHPRI5_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4244 #define DMA_DCHPRI5_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4245 /* DCHPRI4 Bit Fields */
mbed_official 146:f64d43ff0c18 4246 #define DMA_DCHPRI4_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4247 #define DMA_DCHPRI4_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4248 #define DMA_DCHPRI4_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI4_CHPRI_SHIFT))&DMA_DCHPRI4_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4249 #define DMA_DCHPRI4_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4250 #define DMA_DCHPRI4_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4251 #define DMA_DCHPRI4_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4252 #define DMA_DCHPRI4_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4253 /* DCHPRI11 Bit Fields */
mbed_official 146:f64d43ff0c18 4254 #define DMA_DCHPRI11_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4255 #define DMA_DCHPRI11_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4256 #define DMA_DCHPRI11_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI11_CHPRI_SHIFT))&DMA_DCHPRI11_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4257 #define DMA_DCHPRI11_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4258 #define DMA_DCHPRI11_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4259 #define DMA_DCHPRI11_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4260 #define DMA_DCHPRI11_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4261 /* DCHPRI10 Bit Fields */
mbed_official 146:f64d43ff0c18 4262 #define DMA_DCHPRI10_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4263 #define DMA_DCHPRI10_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4264 #define DMA_DCHPRI10_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI10_CHPRI_SHIFT))&DMA_DCHPRI10_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4265 #define DMA_DCHPRI10_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4266 #define DMA_DCHPRI10_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4267 #define DMA_DCHPRI10_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4268 #define DMA_DCHPRI10_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4269 /* DCHPRI9 Bit Fields */
mbed_official 146:f64d43ff0c18 4270 #define DMA_DCHPRI9_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4271 #define DMA_DCHPRI9_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4272 #define DMA_DCHPRI9_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI9_CHPRI_SHIFT))&DMA_DCHPRI9_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4273 #define DMA_DCHPRI9_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4274 #define DMA_DCHPRI9_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4275 #define DMA_DCHPRI9_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4276 #define DMA_DCHPRI9_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4277 /* DCHPRI8 Bit Fields */
mbed_official 146:f64d43ff0c18 4278 #define DMA_DCHPRI8_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4279 #define DMA_DCHPRI8_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4280 #define DMA_DCHPRI8_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI8_CHPRI_SHIFT))&DMA_DCHPRI8_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4281 #define DMA_DCHPRI8_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4282 #define DMA_DCHPRI8_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4283 #define DMA_DCHPRI8_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4284 #define DMA_DCHPRI8_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4285 /* DCHPRI15 Bit Fields */
mbed_official 146:f64d43ff0c18 4286 #define DMA_DCHPRI15_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4287 #define DMA_DCHPRI15_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4288 #define DMA_DCHPRI15_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI15_CHPRI_SHIFT))&DMA_DCHPRI15_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4289 #define DMA_DCHPRI15_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4290 #define DMA_DCHPRI15_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4291 #define DMA_DCHPRI15_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4292 #define DMA_DCHPRI15_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4293 /* DCHPRI14 Bit Fields */
mbed_official 146:f64d43ff0c18 4294 #define DMA_DCHPRI14_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4295 #define DMA_DCHPRI14_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4296 #define DMA_DCHPRI14_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI14_CHPRI_SHIFT))&DMA_DCHPRI14_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4297 #define DMA_DCHPRI14_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4298 #define DMA_DCHPRI14_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4299 #define DMA_DCHPRI14_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4300 #define DMA_DCHPRI14_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4301 /* DCHPRI13 Bit Fields */
mbed_official 146:f64d43ff0c18 4302 #define DMA_DCHPRI13_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4303 #define DMA_DCHPRI13_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4304 #define DMA_DCHPRI13_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI13_CHPRI_SHIFT))&DMA_DCHPRI13_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4305 #define DMA_DCHPRI13_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4306 #define DMA_DCHPRI13_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4307 #define DMA_DCHPRI13_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4308 #define DMA_DCHPRI13_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4309 /* DCHPRI12 Bit Fields */
mbed_official 146:f64d43ff0c18 4310 #define DMA_DCHPRI12_CHPRI_MASK 0xFu
mbed_official 146:f64d43ff0c18 4311 #define DMA_DCHPRI12_CHPRI_SHIFT 0
mbed_official 146:f64d43ff0c18 4312 #define DMA_DCHPRI12_CHPRI(x) (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI12_CHPRI_SHIFT))&DMA_DCHPRI12_CHPRI_MASK)
mbed_official 146:f64d43ff0c18 4313 #define DMA_DCHPRI12_DPA_MASK 0x40u
mbed_official 146:f64d43ff0c18 4314 #define DMA_DCHPRI12_DPA_SHIFT 6
mbed_official 146:f64d43ff0c18 4315 #define DMA_DCHPRI12_ECP_MASK 0x80u
mbed_official 146:f64d43ff0c18 4316 #define DMA_DCHPRI12_ECP_SHIFT 7
mbed_official 146:f64d43ff0c18 4317 /* SADDR Bit Fields */
mbed_official 146:f64d43ff0c18 4318 #define DMA_SADDR_SADDR_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 4319 #define DMA_SADDR_SADDR_SHIFT 0
mbed_official 146:f64d43ff0c18 4320 #define DMA_SADDR_SADDR(x) (((uint32_t)(((uint32_t)(x))<<DMA_SADDR_SADDR_SHIFT))&DMA_SADDR_SADDR_MASK)
mbed_official 146:f64d43ff0c18 4321 /* SOFF Bit Fields */
mbed_official 146:f64d43ff0c18 4322 #define DMA_SOFF_SOFF_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 4323 #define DMA_SOFF_SOFF_SHIFT 0
mbed_official 146:f64d43ff0c18 4324 #define DMA_SOFF_SOFF(x) (((uint16_t)(((uint16_t)(x))<<DMA_SOFF_SOFF_SHIFT))&DMA_SOFF_SOFF_MASK)
mbed_official 146:f64d43ff0c18 4325 /* ATTR Bit Fields */
mbed_official 146:f64d43ff0c18 4326 #define DMA_ATTR_DSIZE_MASK 0x7u
mbed_official 146:f64d43ff0c18 4327 #define DMA_ATTR_DSIZE_SHIFT 0
mbed_official 146:f64d43ff0c18 4328 #define DMA_ATTR_DSIZE(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_DSIZE_SHIFT))&DMA_ATTR_DSIZE_MASK)
mbed_official 146:f64d43ff0c18 4329 #define DMA_ATTR_DMOD_MASK 0xF8u
mbed_official 146:f64d43ff0c18 4330 #define DMA_ATTR_DMOD_SHIFT 3
mbed_official 146:f64d43ff0c18 4331 #define DMA_ATTR_DMOD(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_DMOD_SHIFT))&DMA_ATTR_DMOD_MASK)
mbed_official 146:f64d43ff0c18 4332 #define DMA_ATTR_SSIZE_MASK 0x700u
mbed_official 146:f64d43ff0c18 4333 #define DMA_ATTR_SSIZE_SHIFT 8
mbed_official 146:f64d43ff0c18 4334 #define DMA_ATTR_SSIZE(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_SSIZE_SHIFT))&DMA_ATTR_SSIZE_MASK)
mbed_official 146:f64d43ff0c18 4335 #define DMA_ATTR_SMOD_MASK 0xF800u
mbed_official 146:f64d43ff0c18 4336 #define DMA_ATTR_SMOD_SHIFT 11
mbed_official 146:f64d43ff0c18 4337 #define DMA_ATTR_SMOD(x) (((uint16_t)(((uint16_t)(x))<<DMA_ATTR_SMOD_SHIFT))&DMA_ATTR_SMOD_MASK)
mbed_official 146:f64d43ff0c18 4338 /* NBYTES_MLNO Bit Fields */
mbed_official 146:f64d43ff0c18 4339 #define DMA_NBYTES_MLNO_NBYTES_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 4340 #define DMA_NBYTES_MLNO_NBYTES_SHIFT 0
mbed_official 146:f64d43ff0c18 4341 #define DMA_NBYTES_MLNO_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLNO_NBYTES_SHIFT))&DMA_NBYTES_MLNO_NBYTES_MASK)
mbed_official 146:f64d43ff0c18 4342 /* NBYTES_MLOFFNO Bit Fields */
mbed_official 146:f64d43ff0c18 4343 #define DMA_NBYTES_MLOFFNO_NBYTES_MASK 0x3FFFFFFFu
mbed_official 146:f64d43ff0c18 4344 #define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT 0
mbed_official 146:f64d43ff0c18 4345 #define DMA_NBYTES_MLOFFNO_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&DMA_NBYTES_MLOFFNO_NBYTES_MASK)
mbed_official 146:f64d43ff0c18 4346 #define DMA_NBYTES_MLOFFNO_DMLOE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 4347 #define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT 30
mbed_official 146:f64d43ff0c18 4348 #define DMA_NBYTES_MLOFFNO_SMLOE_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 4349 #define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT 31
mbed_official 146:f64d43ff0c18 4350 /* NBYTES_MLOFFYES Bit Fields */
mbed_official 146:f64d43ff0c18 4351 #define DMA_NBYTES_MLOFFYES_NBYTES_MASK 0x3FFu
mbed_official 146:f64d43ff0c18 4352 #define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT 0
mbed_official 146:f64d43ff0c18 4353 #define DMA_NBYTES_MLOFFYES_NBYTES(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&DMA_NBYTES_MLOFFYES_NBYTES_MASK)
mbed_official 146:f64d43ff0c18 4354 #define DMA_NBYTES_MLOFFYES_MLOFF_MASK 0x3FFFFC00u
mbed_official 146:f64d43ff0c18 4355 #define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT 10
mbed_official 146:f64d43ff0c18 4356 #define DMA_NBYTES_MLOFFYES_MLOFF(x) (((uint32_t)(((uint32_t)(x))<<DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&DMA_NBYTES_MLOFFYES_MLOFF_MASK)
mbed_official 146:f64d43ff0c18 4357 #define DMA_NBYTES_MLOFFYES_DMLOE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 4358 #define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT 30
mbed_official 146:f64d43ff0c18 4359 #define DMA_NBYTES_MLOFFYES_SMLOE_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 4360 #define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT 31
mbed_official 146:f64d43ff0c18 4361 /* SLAST Bit Fields */
mbed_official 146:f64d43ff0c18 4362 #define DMA_SLAST_SLAST_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 4363 #define DMA_SLAST_SLAST_SHIFT 0
mbed_official 146:f64d43ff0c18 4364 #define DMA_SLAST_SLAST(x) (((uint32_t)(((uint32_t)(x))<<DMA_SLAST_SLAST_SHIFT))&DMA_SLAST_SLAST_MASK)
mbed_official 146:f64d43ff0c18 4365 /* DADDR Bit Fields */
mbed_official 146:f64d43ff0c18 4366 #define DMA_DADDR_DADDR_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 4367 #define DMA_DADDR_DADDR_SHIFT 0
mbed_official 146:f64d43ff0c18 4368 #define DMA_DADDR_DADDR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DADDR_DADDR_SHIFT))&DMA_DADDR_DADDR_MASK)
mbed_official 146:f64d43ff0c18 4369 /* DOFF Bit Fields */
mbed_official 146:f64d43ff0c18 4370 #define DMA_DOFF_DOFF_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 4371 #define DMA_DOFF_DOFF_SHIFT 0
mbed_official 146:f64d43ff0c18 4372 #define DMA_DOFF_DOFF(x) (((uint16_t)(((uint16_t)(x))<<DMA_DOFF_DOFF_SHIFT))&DMA_DOFF_DOFF_MASK)
mbed_official 146:f64d43ff0c18 4373 /* CITER_ELINKNO Bit Fields */
mbed_official 146:f64d43ff0c18 4374 #define DMA_CITER_ELINKNO_CITER_MASK 0x7FFFu
mbed_official 146:f64d43ff0c18 4375 #define DMA_CITER_ELINKNO_CITER_SHIFT 0
mbed_official 146:f64d43ff0c18 4376 #define DMA_CITER_ELINKNO_CITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKNO_CITER_SHIFT))&DMA_CITER_ELINKNO_CITER_MASK)
mbed_official 146:f64d43ff0c18 4377 #define DMA_CITER_ELINKNO_ELINK_MASK 0x8000u
mbed_official 146:f64d43ff0c18 4378 #define DMA_CITER_ELINKNO_ELINK_SHIFT 15
mbed_official 146:f64d43ff0c18 4379 /* CITER_ELINKYES Bit Fields */
mbed_official 146:f64d43ff0c18 4380 #define DMA_CITER_ELINKYES_CITER_MASK 0x1FFu
mbed_official 146:f64d43ff0c18 4381 #define DMA_CITER_ELINKYES_CITER_SHIFT 0
mbed_official 146:f64d43ff0c18 4382 #define DMA_CITER_ELINKYES_CITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKYES_CITER_SHIFT))&DMA_CITER_ELINKYES_CITER_MASK)
mbed_official 146:f64d43ff0c18 4383 #define DMA_CITER_ELINKYES_LINKCH_MASK 0x1E00u
mbed_official 146:f64d43ff0c18 4384 #define DMA_CITER_ELINKYES_LINKCH_SHIFT 9
mbed_official 146:f64d43ff0c18 4385 #define DMA_CITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_CITER_ELINKYES_LINKCH_SHIFT))&DMA_CITER_ELINKYES_LINKCH_MASK)
mbed_official 146:f64d43ff0c18 4386 #define DMA_CITER_ELINKYES_ELINK_MASK 0x8000u
mbed_official 146:f64d43ff0c18 4387 #define DMA_CITER_ELINKYES_ELINK_SHIFT 15
mbed_official 146:f64d43ff0c18 4388 /* DLAST_SGA Bit Fields */
mbed_official 146:f64d43ff0c18 4389 #define DMA_DLAST_SGA_DLASTSGA_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 4390 #define DMA_DLAST_SGA_DLASTSGA_SHIFT 0
mbed_official 146:f64d43ff0c18 4391 #define DMA_DLAST_SGA_DLASTSGA(x) (((uint32_t)(((uint32_t)(x))<<DMA_DLAST_SGA_DLASTSGA_SHIFT))&DMA_DLAST_SGA_DLASTSGA_MASK)
mbed_official 146:f64d43ff0c18 4392 /* CSR Bit Fields */
mbed_official 146:f64d43ff0c18 4393 #define DMA_CSR_START_MASK 0x1u
mbed_official 146:f64d43ff0c18 4394 #define DMA_CSR_START_SHIFT 0
mbed_official 146:f64d43ff0c18 4395 #define DMA_CSR_INTMAJOR_MASK 0x2u
mbed_official 146:f64d43ff0c18 4396 #define DMA_CSR_INTMAJOR_SHIFT 1
mbed_official 146:f64d43ff0c18 4397 #define DMA_CSR_INTHALF_MASK 0x4u
mbed_official 146:f64d43ff0c18 4398 #define DMA_CSR_INTHALF_SHIFT 2
mbed_official 146:f64d43ff0c18 4399 #define DMA_CSR_DREQ_MASK 0x8u
mbed_official 146:f64d43ff0c18 4400 #define DMA_CSR_DREQ_SHIFT 3
mbed_official 146:f64d43ff0c18 4401 #define DMA_CSR_ESG_MASK 0x10u
mbed_official 146:f64d43ff0c18 4402 #define DMA_CSR_ESG_SHIFT 4
mbed_official 146:f64d43ff0c18 4403 #define DMA_CSR_MAJORELINK_MASK 0x20u
mbed_official 146:f64d43ff0c18 4404 #define DMA_CSR_MAJORELINK_SHIFT 5
mbed_official 146:f64d43ff0c18 4405 #define DMA_CSR_ACTIVE_MASK 0x40u
mbed_official 146:f64d43ff0c18 4406 #define DMA_CSR_ACTIVE_SHIFT 6
mbed_official 146:f64d43ff0c18 4407 #define DMA_CSR_DONE_MASK 0x80u
mbed_official 146:f64d43ff0c18 4408 #define DMA_CSR_DONE_SHIFT 7
mbed_official 146:f64d43ff0c18 4409 #define DMA_CSR_MAJORLINKCH_MASK 0xF00u
mbed_official 146:f64d43ff0c18 4410 #define DMA_CSR_MAJORLINKCH_SHIFT 8
mbed_official 146:f64d43ff0c18 4411 #define DMA_CSR_MAJORLINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_CSR_MAJORLINKCH_SHIFT))&DMA_CSR_MAJORLINKCH_MASK)
mbed_official 146:f64d43ff0c18 4412 #define DMA_CSR_BWC_MASK 0xC000u
mbed_official 146:f64d43ff0c18 4413 #define DMA_CSR_BWC_SHIFT 14
mbed_official 146:f64d43ff0c18 4414 #define DMA_CSR_BWC(x) (((uint16_t)(((uint16_t)(x))<<DMA_CSR_BWC_SHIFT))&DMA_CSR_BWC_MASK)
mbed_official 146:f64d43ff0c18 4415 /* BITER_ELINKNO Bit Fields */
mbed_official 146:f64d43ff0c18 4416 #define DMA_BITER_ELINKNO_BITER_MASK 0x7FFFu
mbed_official 146:f64d43ff0c18 4417 #define DMA_BITER_ELINKNO_BITER_SHIFT 0
mbed_official 146:f64d43ff0c18 4418 #define DMA_BITER_ELINKNO_BITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKNO_BITER_SHIFT))&DMA_BITER_ELINKNO_BITER_MASK)
mbed_official 146:f64d43ff0c18 4419 #define DMA_BITER_ELINKNO_ELINK_MASK 0x8000u
mbed_official 146:f64d43ff0c18 4420 #define DMA_BITER_ELINKNO_ELINK_SHIFT 15
mbed_official 146:f64d43ff0c18 4421 /* BITER_ELINKYES Bit Fields */
mbed_official 146:f64d43ff0c18 4422 #define DMA_BITER_ELINKYES_BITER_MASK 0x1FFu
mbed_official 146:f64d43ff0c18 4423 #define DMA_BITER_ELINKYES_BITER_SHIFT 0
mbed_official 146:f64d43ff0c18 4424 #define DMA_BITER_ELINKYES_BITER(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKYES_BITER_SHIFT))&DMA_BITER_ELINKYES_BITER_MASK)
mbed_official 146:f64d43ff0c18 4425 #define DMA_BITER_ELINKYES_LINKCH_MASK 0x1E00u
mbed_official 146:f64d43ff0c18 4426 #define DMA_BITER_ELINKYES_LINKCH_SHIFT 9
mbed_official 146:f64d43ff0c18 4427 #define DMA_BITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x))<<DMA_BITER_ELINKYES_LINKCH_SHIFT))&DMA_BITER_ELINKYES_LINKCH_MASK)
mbed_official 146:f64d43ff0c18 4428 #define DMA_BITER_ELINKYES_ELINK_MASK 0x8000u
mbed_official 146:f64d43ff0c18 4429 #define DMA_BITER_ELINKYES_ELINK_SHIFT 15
mbed_official 146:f64d43ff0c18 4430
mbed_official 146:f64d43ff0c18 4431 /*!
mbed_official 146:f64d43ff0c18 4432 * @}
mbed_official 146:f64d43ff0c18 4433 */ /* end of group DMA_Register_Masks */
mbed_official 146:f64d43ff0c18 4434
mbed_official 146:f64d43ff0c18 4435
mbed_official 146:f64d43ff0c18 4436 /* DMA - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 4437 /** Peripheral DMA base address */
mbed_official 146:f64d43ff0c18 4438 #define DMA_BASE (0x40008000u)
mbed_official 146:f64d43ff0c18 4439 /** Peripheral DMA base pointer */
mbed_official 146:f64d43ff0c18 4440 #define DMA0 ((DMA_Type *)DMA_BASE)
mbed_official 146:f64d43ff0c18 4441 #define DMA_BASE_PTR (DMA0)
mbed_official 324:406fd2029f23 4442 /** Array initializer of DMA peripheral base addresses */
mbed_official 324:406fd2029f23 4443 #define DMA_BASE_ADDRS { DMA_BASE }
mbed_official 146:f64d43ff0c18 4444 /** Array initializer of DMA peripheral base pointers */
mbed_official 324:406fd2029f23 4445 #define DMA_BASE_PTRS { DMA0 }
mbed_official 324:406fd2029f23 4446 /** Interrupt vectors for the DMA peripheral type */
mbed_official 324:406fd2029f23 4447 #define DMA_CHN_IRQS { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }
mbed_official 324:406fd2029f23 4448 #define DMA_ERROR_IRQS { DMA_Error_IRQn }
mbed_official 146:f64d43ff0c18 4449
mbed_official 146:f64d43ff0c18 4450 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 4451 -- DMA - Register accessor macros
mbed_official 146:f64d43ff0c18 4452 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 4453
mbed_official 146:f64d43ff0c18 4454 /*!
mbed_official 146:f64d43ff0c18 4455 * @addtogroup DMA_Register_Accessor_Macros DMA - Register accessor macros
mbed_official 146:f64d43ff0c18 4456 * @{
mbed_official 146:f64d43ff0c18 4457 */
mbed_official 146:f64d43ff0c18 4458
mbed_official 146:f64d43ff0c18 4459
mbed_official 146:f64d43ff0c18 4460 /* DMA - Register instance definitions */
mbed_official 146:f64d43ff0c18 4461 /* DMA */
mbed_official 146:f64d43ff0c18 4462 #define DMA_CR DMA_CR_REG(DMA0)
mbed_official 146:f64d43ff0c18 4463 #define DMA_ES DMA_ES_REG(DMA0)
mbed_official 146:f64d43ff0c18 4464 #define DMA_ERQ DMA_ERQ_REG(DMA0)
mbed_official 146:f64d43ff0c18 4465 #define DMA_EEI DMA_EEI_REG(DMA0)
mbed_official 146:f64d43ff0c18 4466 #define DMA_CEEI DMA_CEEI_REG(DMA0)
mbed_official 146:f64d43ff0c18 4467 #define DMA_SEEI DMA_SEEI_REG(DMA0)
mbed_official 146:f64d43ff0c18 4468 #define DMA_CERQ DMA_CERQ_REG(DMA0)
mbed_official 146:f64d43ff0c18 4469 #define DMA_SERQ DMA_SERQ_REG(DMA0)
mbed_official 146:f64d43ff0c18 4470 #define DMA_CDNE DMA_CDNE_REG(DMA0)
mbed_official 146:f64d43ff0c18 4471 #define DMA_SSRT DMA_SSRT_REG(DMA0)
mbed_official 146:f64d43ff0c18 4472 #define DMA_CERR DMA_CERR_REG(DMA0)
mbed_official 146:f64d43ff0c18 4473 #define DMA_CINT DMA_CINT_REG(DMA0)
mbed_official 146:f64d43ff0c18 4474 #define DMA_INT DMA_INT_REG(DMA0)
mbed_official 146:f64d43ff0c18 4475 #define DMA_ERR DMA_ERR_REG(DMA0)
mbed_official 146:f64d43ff0c18 4476 #define DMA_HRS DMA_HRS_REG(DMA0)
mbed_official 146:f64d43ff0c18 4477 #define DMA_DCHPRI3 DMA_DCHPRI3_REG(DMA0)
mbed_official 146:f64d43ff0c18 4478 #define DMA_DCHPRI2 DMA_DCHPRI2_REG(DMA0)
mbed_official 146:f64d43ff0c18 4479 #define DMA_DCHPRI1 DMA_DCHPRI1_REG(DMA0)
mbed_official 146:f64d43ff0c18 4480 #define DMA_DCHPRI0 DMA_DCHPRI0_REG(DMA0)
mbed_official 146:f64d43ff0c18 4481 #define DMA_DCHPRI7 DMA_DCHPRI7_REG(DMA0)
mbed_official 146:f64d43ff0c18 4482 #define DMA_DCHPRI6 DMA_DCHPRI6_REG(DMA0)
mbed_official 146:f64d43ff0c18 4483 #define DMA_DCHPRI5 DMA_DCHPRI5_REG(DMA0)
mbed_official 146:f64d43ff0c18 4484 #define DMA_DCHPRI4 DMA_DCHPRI4_REG(DMA0)
mbed_official 146:f64d43ff0c18 4485 #define DMA_DCHPRI11 DMA_DCHPRI11_REG(DMA0)
mbed_official 146:f64d43ff0c18 4486 #define DMA_DCHPRI10 DMA_DCHPRI10_REG(DMA0)
mbed_official 146:f64d43ff0c18 4487 #define DMA_DCHPRI9 DMA_DCHPRI9_REG(DMA0)
mbed_official 146:f64d43ff0c18 4488 #define DMA_DCHPRI8 DMA_DCHPRI8_REG(DMA0)
mbed_official 146:f64d43ff0c18 4489 #define DMA_DCHPRI15 DMA_DCHPRI15_REG(DMA0)
mbed_official 146:f64d43ff0c18 4490 #define DMA_DCHPRI14 DMA_DCHPRI14_REG(DMA0)
mbed_official 146:f64d43ff0c18 4491 #define DMA_DCHPRI13 DMA_DCHPRI13_REG(DMA0)
mbed_official 146:f64d43ff0c18 4492 #define DMA_DCHPRI12 DMA_DCHPRI12_REG(DMA0)
mbed_official 146:f64d43ff0c18 4493 #define DMA_TCD0_SADDR DMA_SADDR_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4494 #define DMA_TCD0_SOFF DMA_SOFF_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4495 #define DMA_TCD0_ATTR DMA_ATTR_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4496 #define DMA_TCD0_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4497 #define DMA_TCD0_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4498 #define DMA_TCD0_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4499 #define DMA_TCD0_SLAST DMA_SLAST_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4500 #define DMA_TCD0_DADDR DMA_DADDR_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4501 #define DMA_TCD0_DOFF DMA_DOFF_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4502 #define DMA_TCD0_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4503 #define DMA_TCD0_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4504 #define DMA_TCD0_DLASTSGA DMA_DLAST_SGA_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4505 #define DMA_TCD0_CSR DMA_CSR_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4506 #define DMA_TCD0_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4507 #define DMA_TCD0_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,0)
mbed_official 146:f64d43ff0c18 4508 #define DMA_TCD1_SADDR DMA_SADDR_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4509 #define DMA_TCD1_SOFF DMA_SOFF_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4510 #define DMA_TCD1_ATTR DMA_ATTR_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4511 #define DMA_TCD1_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4512 #define DMA_TCD1_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4513 #define DMA_TCD1_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4514 #define DMA_TCD1_SLAST DMA_SLAST_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4515 #define DMA_TCD1_DADDR DMA_DADDR_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4516 #define DMA_TCD1_DOFF DMA_DOFF_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4517 #define DMA_TCD1_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4518 #define DMA_TCD1_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4519 #define DMA_TCD1_DLASTSGA DMA_DLAST_SGA_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4520 #define DMA_TCD1_CSR DMA_CSR_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4521 #define DMA_TCD1_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4522 #define DMA_TCD1_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,1)
mbed_official 146:f64d43ff0c18 4523 #define DMA_TCD2_SADDR DMA_SADDR_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4524 #define DMA_TCD2_SOFF DMA_SOFF_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4525 #define DMA_TCD2_ATTR DMA_ATTR_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4526 #define DMA_TCD2_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4527 #define DMA_TCD2_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4528 #define DMA_TCD2_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4529 #define DMA_TCD2_SLAST DMA_SLAST_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4530 #define DMA_TCD2_DADDR DMA_DADDR_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4531 #define DMA_TCD2_DOFF DMA_DOFF_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4532 #define DMA_TCD2_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4533 #define DMA_TCD2_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4534 #define DMA_TCD2_DLASTSGA DMA_DLAST_SGA_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4535 #define DMA_TCD2_CSR DMA_CSR_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4536 #define DMA_TCD2_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4537 #define DMA_TCD2_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,2)
mbed_official 146:f64d43ff0c18 4538 #define DMA_TCD3_SADDR DMA_SADDR_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4539 #define DMA_TCD3_SOFF DMA_SOFF_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4540 #define DMA_TCD3_ATTR DMA_ATTR_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4541 #define DMA_TCD3_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4542 #define DMA_TCD3_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4543 #define DMA_TCD3_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4544 #define DMA_TCD3_SLAST DMA_SLAST_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4545 #define DMA_TCD3_DADDR DMA_DADDR_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4546 #define DMA_TCD3_DOFF DMA_DOFF_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4547 #define DMA_TCD3_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4548 #define DMA_TCD3_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4549 #define DMA_TCD3_DLASTSGA DMA_DLAST_SGA_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4550 #define DMA_TCD3_CSR DMA_CSR_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4551 #define DMA_TCD3_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4552 #define DMA_TCD3_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,3)
mbed_official 146:f64d43ff0c18 4553 #define DMA_TCD4_SADDR DMA_SADDR_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4554 #define DMA_TCD4_SOFF DMA_SOFF_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4555 #define DMA_TCD4_ATTR DMA_ATTR_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4556 #define DMA_TCD4_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4557 #define DMA_TCD4_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4558 #define DMA_TCD4_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4559 #define DMA_TCD4_SLAST DMA_SLAST_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4560 #define DMA_TCD4_DADDR DMA_DADDR_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4561 #define DMA_TCD4_DOFF DMA_DOFF_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4562 #define DMA_TCD4_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4563 #define DMA_TCD4_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4564 #define DMA_TCD4_DLASTSGA DMA_DLAST_SGA_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4565 #define DMA_TCD4_CSR DMA_CSR_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4566 #define DMA_TCD4_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4567 #define DMA_TCD4_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,4)
mbed_official 146:f64d43ff0c18 4568 #define DMA_TCD5_SADDR DMA_SADDR_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4569 #define DMA_TCD5_SOFF DMA_SOFF_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4570 #define DMA_TCD5_ATTR DMA_ATTR_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4571 #define DMA_TCD5_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4572 #define DMA_TCD5_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4573 #define DMA_TCD5_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4574 #define DMA_TCD5_SLAST DMA_SLAST_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4575 #define DMA_TCD5_DADDR DMA_DADDR_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4576 #define DMA_TCD5_DOFF DMA_DOFF_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4577 #define DMA_TCD5_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4578 #define DMA_TCD5_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4579 #define DMA_TCD5_DLASTSGA DMA_DLAST_SGA_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4580 #define DMA_TCD5_CSR DMA_CSR_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4581 #define DMA_TCD5_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4582 #define DMA_TCD5_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,5)
mbed_official 146:f64d43ff0c18 4583 #define DMA_TCD6_SADDR DMA_SADDR_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4584 #define DMA_TCD6_SOFF DMA_SOFF_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4585 #define DMA_TCD6_ATTR DMA_ATTR_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4586 #define DMA_TCD6_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4587 #define DMA_TCD6_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4588 #define DMA_TCD6_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4589 #define DMA_TCD6_SLAST DMA_SLAST_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4590 #define DMA_TCD6_DADDR DMA_DADDR_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4591 #define DMA_TCD6_DOFF DMA_DOFF_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4592 #define DMA_TCD6_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4593 #define DMA_TCD6_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4594 #define DMA_TCD6_DLASTSGA DMA_DLAST_SGA_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4595 #define DMA_TCD6_CSR DMA_CSR_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4596 #define DMA_TCD6_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4597 #define DMA_TCD6_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,6)
mbed_official 146:f64d43ff0c18 4598 #define DMA_TCD7_SADDR DMA_SADDR_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4599 #define DMA_TCD7_SOFF DMA_SOFF_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4600 #define DMA_TCD7_ATTR DMA_ATTR_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4601 #define DMA_TCD7_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4602 #define DMA_TCD7_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4603 #define DMA_TCD7_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4604 #define DMA_TCD7_SLAST DMA_SLAST_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4605 #define DMA_TCD7_DADDR DMA_DADDR_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4606 #define DMA_TCD7_DOFF DMA_DOFF_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4607 #define DMA_TCD7_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4608 #define DMA_TCD7_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4609 #define DMA_TCD7_DLASTSGA DMA_DLAST_SGA_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4610 #define DMA_TCD7_CSR DMA_CSR_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4611 #define DMA_TCD7_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4612 #define DMA_TCD7_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,7)
mbed_official 146:f64d43ff0c18 4613 #define DMA_TCD8_SADDR DMA_SADDR_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4614 #define DMA_TCD8_SOFF DMA_SOFF_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4615 #define DMA_TCD8_ATTR DMA_ATTR_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4616 #define DMA_TCD8_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4617 #define DMA_TCD8_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4618 #define DMA_TCD8_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4619 #define DMA_TCD8_SLAST DMA_SLAST_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4620 #define DMA_TCD8_DADDR DMA_DADDR_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4621 #define DMA_TCD8_DOFF DMA_DOFF_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4622 #define DMA_TCD8_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4623 #define DMA_TCD8_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4624 #define DMA_TCD8_DLASTSGA DMA_DLAST_SGA_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4625 #define DMA_TCD8_CSR DMA_CSR_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4626 #define DMA_TCD8_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4627 #define DMA_TCD8_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,8)
mbed_official 146:f64d43ff0c18 4628 #define DMA_TCD9_SADDR DMA_SADDR_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4629 #define DMA_TCD9_SOFF DMA_SOFF_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4630 #define DMA_TCD9_ATTR DMA_ATTR_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4631 #define DMA_TCD9_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4632 #define DMA_TCD9_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4633 #define DMA_TCD9_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4634 #define DMA_TCD9_SLAST DMA_SLAST_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4635 #define DMA_TCD9_DADDR DMA_DADDR_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4636 #define DMA_TCD9_DOFF DMA_DOFF_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4637 #define DMA_TCD9_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4638 #define DMA_TCD9_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4639 #define DMA_TCD9_DLASTSGA DMA_DLAST_SGA_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4640 #define DMA_TCD9_CSR DMA_CSR_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4641 #define DMA_TCD9_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4642 #define DMA_TCD9_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,9)
mbed_official 146:f64d43ff0c18 4643 #define DMA_TCD10_SADDR DMA_SADDR_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4644 #define DMA_TCD10_SOFF DMA_SOFF_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4645 #define DMA_TCD10_ATTR DMA_ATTR_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4646 #define DMA_TCD10_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4647 #define DMA_TCD10_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4648 #define DMA_TCD10_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4649 #define DMA_TCD10_SLAST DMA_SLAST_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4650 #define DMA_TCD10_DADDR DMA_DADDR_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4651 #define DMA_TCD10_DOFF DMA_DOFF_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4652 #define DMA_TCD10_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4653 #define DMA_TCD10_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4654 #define DMA_TCD10_DLASTSGA DMA_DLAST_SGA_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4655 #define DMA_TCD10_CSR DMA_CSR_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4656 #define DMA_TCD10_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4657 #define DMA_TCD10_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,10)
mbed_official 146:f64d43ff0c18 4658 #define DMA_TCD11_SADDR DMA_SADDR_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4659 #define DMA_TCD11_SOFF DMA_SOFF_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4660 #define DMA_TCD11_ATTR DMA_ATTR_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4661 #define DMA_TCD11_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4662 #define DMA_TCD11_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4663 #define DMA_TCD11_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4664 #define DMA_TCD11_SLAST DMA_SLAST_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4665 #define DMA_TCD11_DADDR DMA_DADDR_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4666 #define DMA_TCD11_DOFF DMA_DOFF_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4667 #define DMA_TCD11_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4668 #define DMA_TCD11_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4669 #define DMA_TCD11_DLASTSGA DMA_DLAST_SGA_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4670 #define DMA_TCD11_CSR DMA_CSR_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4671 #define DMA_TCD11_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4672 #define DMA_TCD11_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,11)
mbed_official 146:f64d43ff0c18 4673 #define DMA_TCD12_SADDR DMA_SADDR_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4674 #define DMA_TCD12_SOFF DMA_SOFF_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4675 #define DMA_TCD12_ATTR DMA_ATTR_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4676 #define DMA_TCD12_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4677 #define DMA_TCD12_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4678 #define DMA_TCD12_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4679 #define DMA_TCD12_SLAST DMA_SLAST_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4680 #define DMA_TCD12_DADDR DMA_DADDR_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4681 #define DMA_TCD12_DOFF DMA_DOFF_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4682 #define DMA_TCD12_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4683 #define DMA_TCD12_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4684 #define DMA_TCD12_DLASTSGA DMA_DLAST_SGA_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4685 #define DMA_TCD12_CSR DMA_CSR_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4686 #define DMA_TCD12_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4687 #define DMA_TCD12_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,12)
mbed_official 146:f64d43ff0c18 4688 #define DMA_TCD13_SADDR DMA_SADDR_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4689 #define DMA_TCD13_SOFF DMA_SOFF_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4690 #define DMA_TCD13_ATTR DMA_ATTR_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4691 #define DMA_TCD13_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4692 #define DMA_TCD13_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4693 #define DMA_TCD13_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4694 #define DMA_TCD13_SLAST DMA_SLAST_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4695 #define DMA_TCD13_DADDR DMA_DADDR_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4696 #define DMA_TCD13_DOFF DMA_DOFF_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4697 #define DMA_TCD13_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4698 #define DMA_TCD13_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4699 #define DMA_TCD13_DLASTSGA DMA_DLAST_SGA_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4700 #define DMA_TCD13_CSR DMA_CSR_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4701 #define DMA_TCD13_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4702 #define DMA_TCD13_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,13)
mbed_official 146:f64d43ff0c18 4703 #define DMA_TCD14_SADDR DMA_SADDR_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4704 #define DMA_TCD14_SOFF DMA_SOFF_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4705 #define DMA_TCD14_ATTR DMA_ATTR_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4706 #define DMA_TCD14_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4707 #define DMA_TCD14_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4708 #define DMA_TCD14_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4709 #define DMA_TCD14_SLAST DMA_SLAST_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4710 #define DMA_TCD14_DADDR DMA_DADDR_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4711 #define DMA_TCD14_DOFF DMA_DOFF_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4712 #define DMA_TCD14_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4713 #define DMA_TCD14_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4714 #define DMA_TCD14_DLASTSGA DMA_DLAST_SGA_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4715 #define DMA_TCD14_CSR DMA_CSR_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4716 #define DMA_TCD14_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4717 #define DMA_TCD14_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,14)
mbed_official 146:f64d43ff0c18 4718 #define DMA_TCD15_SADDR DMA_SADDR_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4719 #define DMA_TCD15_SOFF DMA_SOFF_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4720 #define DMA_TCD15_ATTR DMA_ATTR_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4721 #define DMA_TCD15_NBYTES_MLNO DMA_NBYTES_MLNO_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4722 #define DMA_TCD15_NBYTES_MLOFFNO DMA_NBYTES_MLOFFNO_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4723 #define DMA_TCD15_NBYTES_MLOFFYES DMA_NBYTES_MLOFFYES_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4724 #define DMA_TCD15_SLAST DMA_SLAST_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4725 #define DMA_TCD15_DADDR DMA_DADDR_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4726 #define DMA_TCD15_DOFF DMA_DOFF_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4727 #define DMA_TCD15_CITER_ELINKNO DMA_CITER_ELINKNO_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4728 #define DMA_TCD15_CITER_ELINKYES DMA_CITER_ELINKYES_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4729 #define DMA_TCD15_DLASTSGA DMA_DLAST_SGA_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4730 #define DMA_TCD15_CSR DMA_CSR_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4731 #define DMA_TCD15_BITER_ELINKNO DMA_BITER_ELINKNO_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4732 #define DMA_TCD15_BITER_ELINKYES DMA_BITER_ELINKYES_REG(DMA0,15)
mbed_official 146:f64d43ff0c18 4733
mbed_official 146:f64d43ff0c18 4734 /* DMA - Register array accessors */
mbed_official 146:f64d43ff0c18 4735 #define DMA_SADDR(index) DMA_SADDR_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4736 #define DMA_SOFF(index) DMA_SOFF_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4737 #define DMA_ATTR(index) DMA_ATTR_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4738 #define DMA_NBYTES_MLNO(index) DMA_NBYTES_MLNO_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4739 #define DMA_NBYTES_MLOFFNO(index) DMA_NBYTES_MLOFFNO_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4740 #define DMA_NBYTES_MLOFFYES(index) DMA_NBYTES_MLOFFYES_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4741 #define DMA_SLAST(index) DMA_SLAST_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4742 #define DMA_DADDR(index) DMA_DADDR_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4743 #define DMA_DOFF(index) DMA_DOFF_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4744 #define DMA_CITER_ELINKNO(index) DMA_CITER_ELINKNO_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4745 #define DMA_CITER_ELINKYES(index) DMA_CITER_ELINKYES_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4746 #define DMA_DLAST_SGA(index) DMA_DLAST_SGA_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4747 #define DMA_CSR(index) DMA_CSR_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4748 #define DMA_BITER_ELINKNO(index) DMA_BITER_ELINKNO_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4749 #define DMA_BITER_ELINKYES(index) DMA_BITER_ELINKYES_REG(DMA0,index)
mbed_official 146:f64d43ff0c18 4750
mbed_official 146:f64d43ff0c18 4751 /*!
mbed_official 146:f64d43ff0c18 4752 * @}
mbed_official 146:f64d43ff0c18 4753 */ /* end of group DMA_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 4754
mbed_official 146:f64d43ff0c18 4755
mbed_official 146:f64d43ff0c18 4756 /*!
mbed_official 146:f64d43ff0c18 4757 * @}
mbed_official 146:f64d43ff0c18 4758 */ /* end of group DMA_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 4759
mbed_official 146:f64d43ff0c18 4760
mbed_official 146:f64d43ff0c18 4761 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 4762 -- DMAMUX Peripheral Access Layer
mbed_official 146:f64d43ff0c18 4763 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 4764
mbed_official 146:f64d43ff0c18 4765 /*!
mbed_official 146:f64d43ff0c18 4766 * @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer
mbed_official 146:f64d43ff0c18 4767 * @{
mbed_official 146:f64d43ff0c18 4768 */
mbed_official 146:f64d43ff0c18 4769
mbed_official 146:f64d43ff0c18 4770 /** DMAMUX - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 4771 typedef struct {
mbed_official 146:f64d43ff0c18 4772 __IO uint8_t CHCFG[16]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
mbed_official 146:f64d43ff0c18 4773 } DMAMUX_Type, *DMAMUX_MemMapPtr;
mbed_official 146:f64d43ff0c18 4774
mbed_official 146:f64d43ff0c18 4775 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 4776 -- DMAMUX - Register accessor macros
mbed_official 146:f64d43ff0c18 4777 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 4778
mbed_official 146:f64d43ff0c18 4779 /*!
mbed_official 146:f64d43ff0c18 4780 * @addtogroup DMAMUX_Register_Accessor_Macros DMAMUX - Register accessor macros
mbed_official 146:f64d43ff0c18 4781 * @{
mbed_official 146:f64d43ff0c18 4782 */
mbed_official 146:f64d43ff0c18 4783
mbed_official 146:f64d43ff0c18 4784
mbed_official 146:f64d43ff0c18 4785 /* DMAMUX - Register accessors */
mbed_official 146:f64d43ff0c18 4786 #define DMAMUX_CHCFG_REG(base,index) ((base)->CHCFG[index])
mbed_official 146:f64d43ff0c18 4787
mbed_official 146:f64d43ff0c18 4788 /*!
mbed_official 146:f64d43ff0c18 4789 * @}
mbed_official 146:f64d43ff0c18 4790 */ /* end of group DMAMUX_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 4791
mbed_official 146:f64d43ff0c18 4792
mbed_official 146:f64d43ff0c18 4793 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 4794 -- DMAMUX Register Masks
mbed_official 146:f64d43ff0c18 4795 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 4796
mbed_official 146:f64d43ff0c18 4797 /*!
mbed_official 146:f64d43ff0c18 4798 * @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks
mbed_official 146:f64d43ff0c18 4799 * @{
mbed_official 146:f64d43ff0c18 4800 */
mbed_official 146:f64d43ff0c18 4801
mbed_official 146:f64d43ff0c18 4802 /* CHCFG Bit Fields */
mbed_official 146:f64d43ff0c18 4803 #define DMAMUX_CHCFG_SOURCE_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 4804 #define DMAMUX_CHCFG_SOURCE_SHIFT 0
mbed_official 146:f64d43ff0c18 4805 #define DMAMUX_CHCFG_SOURCE(x) (((uint8_t)(((uint8_t)(x))<<DMAMUX_CHCFG_SOURCE_SHIFT))&DMAMUX_CHCFG_SOURCE_MASK)
mbed_official 146:f64d43ff0c18 4806 #define DMAMUX_CHCFG_TRIG_MASK 0x40u
mbed_official 146:f64d43ff0c18 4807 #define DMAMUX_CHCFG_TRIG_SHIFT 6
mbed_official 146:f64d43ff0c18 4808 #define DMAMUX_CHCFG_ENBL_MASK 0x80u
mbed_official 146:f64d43ff0c18 4809 #define DMAMUX_CHCFG_ENBL_SHIFT 7
mbed_official 146:f64d43ff0c18 4810
mbed_official 146:f64d43ff0c18 4811 /*!
mbed_official 146:f64d43ff0c18 4812 * @}
mbed_official 146:f64d43ff0c18 4813 */ /* end of group DMAMUX_Register_Masks */
mbed_official 146:f64d43ff0c18 4814
mbed_official 146:f64d43ff0c18 4815
mbed_official 146:f64d43ff0c18 4816 /* DMAMUX - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 4817 /** Peripheral DMAMUX base address */
mbed_official 146:f64d43ff0c18 4818 #define DMAMUX_BASE (0x40021000u)
mbed_official 146:f64d43ff0c18 4819 /** Peripheral DMAMUX base pointer */
mbed_official 146:f64d43ff0c18 4820 #define DMAMUX ((DMAMUX_Type *)DMAMUX_BASE)
mbed_official 146:f64d43ff0c18 4821 #define DMAMUX_BASE_PTR (DMAMUX)
mbed_official 324:406fd2029f23 4822 /** Array initializer of DMAMUX peripheral base addresses */
mbed_official 324:406fd2029f23 4823 #define DMAMUX_BASE_ADDRS { DMAMUX_BASE }
mbed_official 146:f64d43ff0c18 4824 /** Array initializer of DMAMUX peripheral base pointers */
mbed_official 324:406fd2029f23 4825 #define DMAMUX_BASE_PTRS { DMAMUX }
mbed_official 146:f64d43ff0c18 4826
mbed_official 146:f64d43ff0c18 4827 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 4828 -- DMAMUX - Register accessor macros
mbed_official 146:f64d43ff0c18 4829 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 4830
mbed_official 146:f64d43ff0c18 4831 /*!
mbed_official 146:f64d43ff0c18 4832 * @addtogroup DMAMUX_Register_Accessor_Macros DMAMUX - Register accessor macros
mbed_official 146:f64d43ff0c18 4833 * @{
mbed_official 146:f64d43ff0c18 4834 */
mbed_official 146:f64d43ff0c18 4835
mbed_official 146:f64d43ff0c18 4836
mbed_official 146:f64d43ff0c18 4837 /* DMAMUX - Register instance definitions */
mbed_official 146:f64d43ff0c18 4838 /* DMAMUX */
mbed_official 146:f64d43ff0c18 4839 #define DMAMUX_CHCFG0 DMAMUX_CHCFG_REG(DMAMUX,0)
mbed_official 146:f64d43ff0c18 4840 #define DMAMUX_CHCFG1 DMAMUX_CHCFG_REG(DMAMUX,1)
mbed_official 146:f64d43ff0c18 4841 #define DMAMUX_CHCFG2 DMAMUX_CHCFG_REG(DMAMUX,2)
mbed_official 146:f64d43ff0c18 4842 #define DMAMUX_CHCFG3 DMAMUX_CHCFG_REG(DMAMUX,3)
mbed_official 146:f64d43ff0c18 4843 #define DMAMUX_CHCFG4 DMAMUX_CHCFG_REG(DMAMUX,4)
mbed_official 146:f64d43ff0c18 4844 #define DMAMUX_CHCFG5 DMAMUX_CHCFG_REG(DMAMUX,5)
mbed_official 146:f64d43ff0c18 4845 #define DMAMUX_CHCFG6 DMAMUX_CHCFG_REG(DMAMUX,6)
mbed_official 146:f64d43ff0c18 4846 #define DMAMUX_CHCFG7 DMAMUX_CHCFG_REG(DMAMUX,7)
mbed_official 146:f64d43ff0c18 4847 #define DMAMUX_CHCFG8 DMAMUX_CHCFG_REG(DMAMUX,8)
mbed_official 146:f64d43ff0c18 4848 #define DMAMUX_CHCFG9 DMAMUX_CHCFG_REG(DMAMUX,9)
mbed_official 146:f64d43ff0c18 4849 #define DMAMUX_CHCFG10 DMAMUX_CHCFG_REG(DMAMUX,10)
mbed_official 146:f64d43ff0c18 4850 #define DMAMUX_CHCFG11 DMAMUX_CHCFG_REG(DMAMUX,11)
mbed_official 146:f64d43ff0c18 4851 #define DMAMUX_CHCFG12 DMAMUX_CHCFG_REG(DMAMUX,12)
mbed_official 146:f64d43ff0c18 4852 #define DMAMUX_CHCFG13 DMAMUX_CHCFG_REG(DMAMUX,13)
mbed_official 146:f64d43ff0c18 4853 #define DMAMUX_CHCFG14 DMAMUX_CHCFG_REG(DMAMUX,14)
mbed_official 146:f64d43ff0c18 4854 #define DMAMUX_CHCFG15 DMAMUX_CHCFG_REG(DMAMUX,15)
mbed_official 146:f64d43ff0c18 4855
mbed_official 146:f64d43ff0c18 4856 /* DMAMUX - Register array accessors */
mbed_official 146:f64d43ff0c18 4857 #define DMAMUX_CHCFG(index) DMAMUX_CHCFG_REG(DMAMUX,index)
mbed_official 146:f64d43ff0c18 4858
mbed_official 146:f64d43ff0c18 4859 /*!
mbed_official 146:f64d43ff0c18 4860 * @}
mbed_official 146:f64d43ff0c18 4861 */ /* end of group DMAMUX_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 4862
mbed_official 146:f64d43ff0c18 4863
mbed_official 146:f64d43ff0c18 4864 /*!
mbed_official 146:f64d43ff0c18 4865 * @}
mbed_official 146:f64d43ff0c18 4866 */ /* end of group DMAMUX_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 4867
mbed_official 146:f64d43ff0c18 4868
mbed_official 146:f64d43ff0c18 4869 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 4870 -- ENET Peripheral Access Layer
mbed_official 146:f64d43ff0c18 4871 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 4872
mbed_official 146:f64d43ff0c18 4873 /*!
mbed_official 146:f64d43ff0c18 4874 * @addtogroup ENET_Peripheral_Access_Layer ENET Peripheral Access Layer
mbed_official 146:f64d43ff0c18 4875 * @{
mbed_official 146:f64d43ff0c18 4876 */
mbed_official 146:f64d43ff0c18 4877
mbed_official 146:f64d43ff0c18 4878 /** ENET - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 4879 typedef struct {
mbed_official 146:f64d43ff0c18 4880 uint8_t RESERVED_0[4];
mbed_official 146:f64d43ff0c18 4881 __IO uint32_t EIR; /**< Interrupt Event Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 4882 __IO uint32_t EIMR; /**< Interrupt Mask Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 4883 uint8_t RESERVED_1[4];
mbed_official 146:f64d43ff0c18 4884 __IO uint32_t RDAR; /**< Receive Descriptor Active Register, offset: 0x10 */
mbed_official 146:f64d43ff0c18 4885 __IO uint32_t TDAR; /**< Transmit Descriptor Active Register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 4886 uint8_t RESERVED_2[12];
mbed_official 146:f64d43ff0c18 4887 __IO uint32_t ECR; /**< Ethernet Control Register, offset: 0x24 */
mbed_official 146:f64d43ff0c18 4888 uint8_t RESERVED_3[24];
mbed_official 146:f64d43ff0c18 4889 __IO uint32_t MMFR; /**< MII Management Frame Register, offset: 0x40 */
mbed_official 146:f64d43ff0c18 4890 __IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */
mbed_official 146:f64d43ff0c18 4891 uint8_t RESERVED_4[28];
mbed_official 146:f64d43ff0c18 4892 __IO uint32_t MIBC; /**< MIB Control Register, offset: 0x64 */
mbed_official 146:f64d43ff0c18 4893 uint8_t RESERVED_5[28];
mbed_official 146:f64d43ff0c18 4894 __IO uint32_t RCR; /**< Receive Control Register, offset: 0x84 */
mbed_official 146:f64d43ff0c18 4895 uint8_t RESERVED_6[60];
mbed_official 146:f64d43ff0c18 4896 __IO uint32_t TCR; /**< Transmit Control Register, offset: 0xC4 */
mbed_official 146:f64d43ff0c18 4897 uint8_t RESERVED_7[28];
mbed_official 146:f64d43ff0c18 4898 __IO uint32_t PALR; /**< Physical Address Lower Register, offset: 0xE4 */
mbed_official 146:f64d43ff0c18 4899 __IO uint32_t PAUR; /**< Physical Address Upper Register, offset: 0xE8 */
mbed_official 146:f64d43ff0c18 4900 __IO uint32_t OPD; /**< Opcode/Pause Duration Register, offset: 0xEC */
mbed_official 146:f64d43ff0c18 4901 uint8_t RESERVED_8[40];
mbed_official 146:f64d43ff0c18 4902 __IO uint32_t IAUR; /**< Descriptor Individual Upper Address Register, offset: 0x118 */
mbed_official 146:f64d43ff0c18 4903 __IO uint32_t IALR; /**< Descriptor Individual Lower Address Register, offset: 0x11C */
mbed_official 146:f64d43ff0c18 4904 __IO uint32_t GAUR; /**< Descriptor Group Upper Address Register, offset: 0x120 */
mbed_official 146:f64d43ff0c18 4905 __IO uint32_t GALR; /**< Descriptor Group Lower Address Register, offset: 0x124 */
mbed_official 146:f64d43ff0c18 4906 uint8_t RESERVED_9[28];
mbed_official 146:f64d43ff0c18 4907 __IO uint32_t TFWR; /**< Transmit FIFO Watermark Register, offset: 0x144 */
mbed_official 146:f64d43ff0c18 4908 uint8_t RESERVED_10[56];
mbed_official 146:f64d43ff0c18 4909 __IO uint32_t RDSR; /**< Receive Descriptor Ring Start Register, offset: 0x180 */
mbed_official 146:f64d43ff0c18 4910 __IO uint32_t TDSR; /**< Transmit Buffer Descriptor Ring Start Register, offset: 0x184 */
mbed_official 146:f64d43ff0c18 4911 __IO uint32_t MRBR; /**< Maximum Receive Buffer Size Register, offset: 0x188 */
mbed_official 146:f64d43ff0c18 4912 uint8_t RESERVED_11[4];
mbed_official 146:f64d43ff0c18 4913 __IO uint32_t RSFL; /**< Receive FIFO Section Full Threshold, offset: 0x190 */
mbed_official 146:f64d43ff0c18 4914 __IO uint32_t RSEM; /**< Receive FIFO Section Empty Threshold, offset: 0x194 */
mbed_official 146:f64d43ff0c18 4915 __IO uint32_t RAEM; /**< Receive FIFO Almost Empty Threshold, offset: 0x198 */
mbed_official 146:f64d43ff0c18 4916 __IO uint32_t RAFL; /**< Receive FIFO Almost Full Threshold, offset: 0x19C */
mbed_official 146:f64d43ff0c18 4917 __IO uint32_t TSEM; /**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 */
mbed_official 146:f64d43ff0c18 4918 __IO uint32_t TAEM; /**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 */
mbed_official 146:f64d43ff0c18 4919 __IO uint32_t TAFL; /**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 */
mbed_official 146:f64d43ff0c18 4920 __IO uint32_t TIPG; /**< Transmit Inter-Packet Gap, offset: 0x1AC */
mbed_official 146:f64d43ff0c18 4921 __IO uint32_t FTRL; /**< Frame Truncation Length, offset: 0x1B0 */
mbed_official 146:f64d43ff0c18 4922 uint8_t RESERVED_12[12];
mbed_official 146:f64d43ff0c18 4923 __IO uint32_t TACC; /**< Transmit Accelerator Function Configuration, offset: 0x1C0 */
mbed_official 146:f64d43ff0c18 4924 __IO uint32_t RACC; /**< Receive Accelerator Function Configuration, offset: 0x1C4 */
mbed_official 324:406fd2029f23 4925 uint8_t RESERVED_13[60];
mbed_official 324:406fd2029f23 4926 __I uint32_t RMON_T_PACKETS; /**< Tx Packet Count Statistic Register, offset: 0x204 */
mbed_official 324:406fd2029f23 4927 __I uint32_t RMON_T_BC_PKT; /**< Tx Broadcast Packets Statistic Register, offset: 0x208 */
mbed_official 324:406fd2029f23 4928 __I uint32_t RMON_T_MC_PKT; /**< Tx Multicast Packets Statistic Register, offset: 0x20C */
mbed_official 324:406fd2029f23 4929 __I uint32_t RMON_T_CRC_ALIGN; /**< Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 */
mbed_official 324:406fd2029f23 4930 __I uint32_t RMON_T_UNDERSIZE; /**< Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 */
mbed_official 324:406fd2029f23 4931 __I uint32_t RMON_T_OVERSIZE; /**< Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 */
mbed_official 324:406fd2029f23 4932 __I uint32_t RMON_T_FRAG; /**< Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C */
mbed_official 324:406fd2029f23 4933 __I uint32_t RMON_T_JAB; /**< Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 */
mbed_official 324:406fd2029f23 4934 __I uint32_t RMON_T_COL; /**< Tx Collision Count Statistic Register, offset: 0x224 */
mbed_official 324:406fd2029f23 4935 __I uint32_t RMON_T_P64; /**< Tx 64-Byte Packets Statistic Register, offset: 0x228 */
mbed_official 324:406fd2029f23 4936 __I uint32_t RMON_T_P65TO127; /**< Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C */
mbed_official 324:406fd2029f23 4937 __I uint32_t RMON_T_P128TO255; /**< Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 */
mbed_official 324:406fd2029f23 4938 __I uint32_t RMON_T_P256TO511; /**< Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 */
mbed_official 324:406fd2029f23 4939 __I uint32_t RMON_T_P512TO1023; /**< Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 */
mbed_official 324:406fd2029f23 4940 __I uint32_t RMON_T_P1024TO2047; /**< Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C */
mbed_official 324:406fd2029f23 4941 __I uint32_t RMON_T_P_GTE2048; /**< Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 */
mbed_official 324:406fd2029f23 4942 __I uint32_t RMON_T_OCTETS; /**< Tx Octets Statistic Register, offset: 0x244 */
mbed_official 324:406fd2029f23 4943 uint8_t RESERVED_14[4];
mbed_official 324:406fd2029f23 4944 __I uint32_t IEEE_T_FRAME_OK; /**< Frames Transmitted OK Statistic Register, offset: 0x24C */
mbed_official 324:406fd2029f23 4945 __I uint32_t IEEE_T_1COL; /**< Frames Transmitted with Single Collision Statistic Register, offset: 0x250 */
mbed_official 324:406fd2029f23 4946 __I uint32_t IEEE_T_MCOL; /**< Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 */
mbed_official 324:406fd2029f23 4947 __I uint32_t IEEE_T_DEF; /**< Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 */
mbed_official 324:406fd2029f23 4948 __I uint32_t IEEE_T_LCOL; /**< Frames Transmitted with Late Collision Statistic Register, offset: 0x25C */
mbed_official 324:406fd2029f23 4949 __I uint32_t IEEE_T_EXCOL; /**< Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 */
mbed_official 324:406fd2029f23 4950 __I uint32_t IEEE_T_MACERR; /**< Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 */
mbed_official 324:406fd2029f23 4951 __I uint32_t IEEE_T_CSERR; /**< Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 */
mbed_official 324:406fd2029f23 4952 uint8_t RESERVED_15[4];
mbed_official 324:406fd2029f23 4953 __I uint32_t IEEE_T_FDXFC; /**< Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 */
mbed_official 324:406fd2029f23 4954 __I uint32_t IEEE_T_OCTETS_OK; /**< Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 */
mbed_official 324:406fd2029f23 4955 uint8_t RESERVED_16[12];
mbed_official 324:406fd2029f23 4956 __I uint32_t RMON_R_PACKETS; /**< Rx Packet Count Statistic Register, offset: 0x284 */
mbed_official 324:406fd2029f23 4957 __I uint32_t RMON_R_BC_PKT; /**< Rx Broadcast Packets Statistic Register, offset: 0x288 */
mbed_official 324:406fd2029f23 4958 __I uint32_t RMON_R_MC_PKT; /**< Rx Multicast Packets Statistic Register, offset: 0x28C */
mbed_official 324:406fd2029f23 4959 __I uint32_t RMON_R_CRC_ALIGN; /**< Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 */
mbed_official 324:406fd2029f23 4960 __I uint32_t RMON_R_UNDERSIZE; /**< Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 */
mbed_official 324:406fd2029f23 4961 __I uint32_t RMON_R_OVERSIZE; /**< Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 */
mbed_official 324:406fd2029f23 4962 __I uint32_t RMON_R_FRAG; /**< Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C */
mbed_official 324:406fd2029f23 4963 __I uint32_t RMON_R_JAB; /**< Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 */
mbed_official 324:406fd2029f23 4964 uint8_t RESERVED_17[4];
mbed_official 324:406fd2029f23 4965 __I uint32_t RMON_R_P64; /**< Rx 64-Byte Packets Statistic Register, offset: 0x2A8 */
mbed_official 324:406fd2029f23 4966 __I uint32_t RMON_R_P65TO127; /**< Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC */
mbed_official 324:406fd2029f23 4967 __I uint32_t RMON_R_P128TO255; /**< Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 */
mbed_official 324:406fd2029f23 4968 __I uint32_t RMON_R_P256TO511; /**< Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 */
mbed_official 324:406fd2029f23 4969 __I uint32_t RMON_R_P512TO1023; /**< Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 */
mbed_official 324:406fd2029f23 4970 __I uint32_t RMON_R_P1024TO2047; /**< Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC */
mbed_official 324:406fd2029f23 4971 __I uint32_t RMON_R_P_GTE2048; /**< Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 */
mbed_official 324:406fd2029f23 4972 __I uint32_t RMON_R_OCTETS; /**< Rx Octets Statistic Register, offset: 0x2C4 */
mbed_official 324:406fd2029f23 4973 __I uint32_t IEEE_R_DROP; /**< Frames not Counted Correctly Statistic Register, offset: 0x2C8 */
mbed_official 324:406fd2029f23 4974 __I uint32_t IEEE_R_FRAME_OK; /**< Frames Received OK Statistic Register, offset: 0x2CC */
mbed_official 324:406fd2029f23 4975 __I uint32_t IEEE_R_CRC; /**< Frames Received with CRC Error Statistic Register, offset: 0x2D0 */
mbed_official 324:406fd2029f23 4976 __I uint32_t IEEE_R_ALIGN; /**< Frames Received with Alignment Error Statistic Register, offset: 0x2D4 */
mbed_official 324:406fd2029f23 4977 __I uint32_t IEEE_R_MACERR; /**< Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 */
mbed_official 324:406fd2029f23 4978 __I uint32_t IEEE_R_FDXFC; /**< Flow Control Pause Frames Received Statistic Register, offset: 0x2DC */
mbed_official 324:406fd2029f23 4979 __I uint32_t IEEE_R_OCTETS_OK; /**< Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 */
mbed_official 324:406fd2029f23 4980 uint8_t RESERVED_18[284];
mbed_official 324:406fd2029f23 4981 __IO uint32_t ATCR; /**< Adjustable Timer Control Register, offset: 0x400 */
mbed_official 146:f64d43ff0c18 4982 __IO uint32_t ATVR; /**< Timer Value Register, offset: 0x404 */
mbed_official 146:f64d43ff0c18 4983 __IO uint32_t ATOFF; /**< Timer Offset Register, offset: 0x408 */
mbed_official 146:f64d43ff0c18 4984 __IO uint32_t ATPER; /**< Timer Period Register, offset: 0x40C */
mbed_official 146:f64d43ff0c18 4985 __IO uint32_t ATCOR; /**< Timer Correction Register, offset: 0x410 */
mbed_official 146:f64d43ff0c18 4986 __IO uint32_t ATINC; /**< Time-Stamping Clock Period Register, offset: 0x414 */
mbed_official 324:406fd2029f23 4987 __I uint32_t ATSTMP; /**< Timestamp of Last Transmitted Frame, offset: 0x418 */
mbed_official 324:406fd2029f23 4988 uint8_t RESERVED_19[488];
mbed_official 146:f64d43ff0c18 4989 __IO uint32_t TGSR; /**< Timer Global Status Register, offset: 0x604 */
mbed_official 146:f64d43ff0c18 4990 struct { /* offset: 0x608, array step: 0x8 */
mbed_official 146:f64d43ff0c18 4991 __IO uint32_t TCSR; /**< Timer Control Status Register, array offset: 0x608, array step: 0x8 */
mbed_official 146:f64d43ff0c18 4992 __IO uint32_t TCCR; /**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 */
mbed_official 146:f64d43ff0c18 4993 } CHANNEL[4];
mbed_official 146:f64d43ff0c18 4994 } ENET_Type, *ENET_MemMapPtr;
mbed_official 146:f64d43ff0c18 4995
mbed_official 146:f64d43ff0c18 4996 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 4997 -- ENET - Register accessor macros
mbed_official 146:f64d43ff0c18 4998 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 4999
mbed_official 146:f64d43ff0c18 5000 /*!
mbed_official 146:f64d43ff0c18 5001 * @addtogroup ENET_Register_Accessor_Macros ENET - Register accessor macros
mbed_official 146:f64d43ff0c18 5002 * @{
mbed_official 146:f64d43ff0c18 5003 */
mbed_official 146:f64d43ff0c18 5004
mbed_official 146:f64d43ff0c18 5005
mbed_official 146:f64d43ff0c18 5006 /* ENET - Register accessors */
mbed_official 146:f64d43ff0c18 5007 #define ENET_EIR_REG(base) ((base)->EIR)
mbed_official 146:f64d43ff0c18 5008 #define ENET_EIMR_REG(base) ((base)->EIMR)
mbed_official 146:f64d43ff0c18 5009 #define ENET_RDAR_REG(base) ((base)->RDAR)
mbed_official 146:f64d43ff0c18 5010 #define ENET_TDAR_REG(base) ((base)->TDAR)
mbed_official 146:f64d43ff0c18 5011 #define ENET_ECR_REG(base) ((base)->ECR)
mbed_official 146:f64d43ff0c18 5012 #define ENET_MMFR_REG(base) ((base)->MMFR)
mbed_official 146:f64d43ff0c18 5013 #define ENET_MSCR_REG(base) ((base)->MSCR)
mbed_official 146:f64d43ff0c18 5014 #define ENET_MIBC_REG(base) ((base)->MIBC)
mbed_official 146:f64d43ff0c18 5015 #define ENET_RCR_REG(base) ((base)->RCR)
mbed_official 146:f64d43ff0c18 5016 #define ENET_TCR_REG(base) ((base)->TCR)
mbed_official 146:f64d43ff0c18 5017 #define ENET_PALR_REG(base) ((base)->PALR)
mbed_official 146:f64d43ff0c18 5018 #define ENET_PAUR_REG(base) ((base)->PAUR)
mbed_official 146:f64d43ff0c18 5019 #define ENET_OPD_REG(base) ((base)->OPD)
mbed_official 146:f64d43ff0c18 5020 #define ENET_IAUR_REG(base) ((base)->IAUR)
mbed_official 146:f64d43ff0c18 5021 #define ENET_IALR_REG(base) ((base)->IALR)
mbed_official 146:f64d43ff0c18 5022 #define ENET_GAUR_REG(base) ((base)->GAUR)
mbed_official 146:f64d43ff0c18 5023 #define ENET_GALR_REG(base) ((base)->GALR)
mbed_official 146:f64d43ff0c18 5024 #define ENET_TFWR_REG(base) ((base)->TFWR)
mbed_official 146:f64d43ff0c18 5025 #define ENET_RDSR_REG(base) ((base)->RDSR)
mbed_official 146:f64d43ff0c18 5026 #define ENET_TDSR_REG(base) ((base)->TDSR)
mbed_official 146:f64d43ff0c18 5027 #define ENET_MRBR_REG(base) ((base)->MRBR)
mbed_official 146:f64d43ff0c18 5028 #define ENET_RSFL_REG(base) ((base)->RSFL)
mbed_official 146:f64d43ff0c18 5029 #define ENET_RSEM_REG(base) ((base)->RSEM)
mbed_official 146:f64d43ff0c18 5030 #define ENET_RAEM_REG(base) ((base)->RAEM)
mbed_official 146:f64d43ff0c18 5031 #define ENET_RAFL_REG(base) ((base)->RAFL)
mbed_official 146:f64d43ff0c18 5032 #define ENET_TSEM_REG(base) ((base)->TSEM)
mbed_official 146:f64d43ff0c18 5033 #define ENET_TAEM_REG(base) ((base)->TAEM)
mbed_official 146:f64d43ff0c18 5034 #define ENET_TAFL_REG(base) ((base)->TAFL)
mbed_official 146:f64d43ff0c18 5035 #define ENET_TIPG_REG(base) ((base)->TIPG)
mbed_official 146:f64d43ff0c18 5036 #define ENET_FTRL_REG(base) ((base)->FTRL)
mbed_official 146:f64d43ff0c18 5037 #define ENET_TACC_REG(base) ((base)->TACC)
mbed_official 146:f64d43ff0c18 5038 #define ENET_RACC_REG(base) ((base)->RACC)
mbed_official 146:f64d43ff0c18 5039 #define ENET_RMON_T_PACKETS_REG(base) ((base)->RMON_T_PACKETS)
mbed_official 146:f64d43ff0c18 5040 #define ENET_RMON_T_BC_PKT_REG(base) ((base)->RMON_T_BC_PKT)
mbed_official 146:f64d43ff0c18 5041 #define ENET_RMON_T_MC_PKT_REG(base) ((base)->RMON_T_MC_PKT)
mbed_official 146:f64d43ff0c18 5042 #define ENET_RMON_T_CRC_ALIGN_REG(base) ((base)->RMON_T_CRC_ALIGN)
mbed_official 146:f64d43ff0c18 5043 #define ENET_RMON_T_UNDERSIZE_REG(base) ((base)->RMON_T_UNDERSIZE)
mbed_official 146:f64d43ff0c18 5044 #define ENET_RMON_T_OVERSIZE_REG(base) ((base)->RMON_T_OVERSIZE)
mbed_official 146:f64d43ff0c18 5045 #define ENET_RMON_T_FRAG_REG(base) ((base)->RMON_T_FRAG)
mbed_official 146:f64d43ff0c18 5046 #define ENET_RMON_T_JAB_REG(base) ((base)->RMON_T_JAB)
mbed_official 146:f64d43ff0c18 5047 #define ENET_RMON_T_COL_REG(base) ((base)->RMON_T_COL)
mbed_official 146:f64d43ff0c18 5048 #define ENET_RMON_T_P64_REG(base) ((base)->RMON_T_P64)
mbed_official 146:f64d43ff0c18 5049 #define ENET_RMON_T_P65TO127_REG(base) ((base)->RMON_T_P65TO127)
mbed_official 146:f64d43ff0c18 5050 #define ENET_RMON_T_P128TO255_REG(base) ((base)->RMON_T_P128TO255)
mbed_official 146:f64d43ff0c18 5051 #define ENET_RMON_T_P256TO511_REG(base) ((base)->RMON_T_P256TO511)
mbed_official 146:f64d43ff0c18 5052 #define ENET_RMON_T_P512TO1023_REG(base) ((base)->RMON_T_P512TO1023)
mbed_official 146:f64d43ff0c18 5053 #define ENET_RMON_T_P1024TO2047_REG(base) ((base)->RMON_T_P1024TO2047)
mbed_official 146:f64d43ff0c18 5054 #define ENET_RMON_T_P_GTE2048_REG(base) ((base)->RMON_T_P_GTE2048)
mbed_official 146:f64d43ff0c18 5055 #define ENET_RMON_T_OCTETS_REG(base) ((base)->RMON_T_OCTETS)
mbed_official 146:f64d43ff0c18 5056 #define ENET_IEEE_T_FRAME_OK_REG(base) ((base)->IEEE_T_FRAME_OK)
mbed_official 146:f64d43ff0c18 5057 #define ENET_IEEE_T_1COL_REG(base) ((base)->IEEE_T_1COL)
mbed_official 146:f64d43ff0c18 5058 #define ENET_IEEE_T_MCOL_REG(base) ((base)->IEEE_T_MCOL)
mbed_official 146:f64d43ff0c18 5059 #define ENET_IEEE_T_DEF_REG(base) ((base)->IEEE_T_DEF)
mbed_official 146:f64d43ff0c18 5060 #define ENET_IEEE_T_LCOL_REG(base) ((base)->IEEE_T_LCOL)
mbed_official 146:f64d43ff0c18 5061 #define ENET_IEEE_T_EXCOL_REG(base) ((base)->IEEE_T_EXCOL)
mbed_official 146:f64d43ff0c18 5062 #define ENET_IEEE_T_MACERR_REG(base) ((base)->IEEE_T_MACERR)
mbed_official 146:f64d43ff0c18 5063 #define ENET_IEEE_T_CSERR_REG(base) ((base)->IEEE_T_CSERR)
mbed_official 146:f64d43ff0c18 5064 #define ENET_IEEE_T_FDXFC_REG(base) ((base)->IEEE_T_FDXFC)
mbed_official 146:f64d43ff0c18 5065 #define ENET_IEEE_T_OCTETS_OK_REG(base) ((base)->IEEE_T_OCTETS_OK)
mbed_official 146:f64d43ff0c18 5066 #define ENET_RMON_R_PACKETS_REG(base) ((base)->RMON_R_PACKETS)
mbed_official 146:f64d43ff0c18 5067 #define ENET_RMON_R_BC_PKT_REG(base) ((base)->RMON_R_BC_PKT)
mbed_official 146:f64d43ff0c18 5068 #define ENET_RMON_R_MC_PKT_REG(base) ((base)->RMON_R_MC_PKT)
mbed_official 146:f64d43ff0c18 5069 #define ENET_RMON_R_CRC_ALIGN_REG(base) ((base)->RMON_R_CRC_ALIGN)
mbed_official 146:f64d43ff0c18 5070 #define ENET_RMON_R_UNDERSIZE_REG(base) ((base)->RMON_R_UNDERSIZE)
mbed_official 146:f64d43ff0c18 5071 #define ENET_RMON_R_OVERSIZE_REG(base) ((base)->RMON_R_OVERSIZE)
mbed_official 146:f64d43ff0c18 5072 #define ENET_RMON_R_FRAG_REG(base) ((base)->RMON_R_FRAG)
mbed_official 146:f64d43ff0c18 5073 #define ENET_RMON_R_JAB_REG(base) ((base)->RMON_R_JAB)
mbed_official 146:f64d43ff0c18 5074 #define ENET_RMON_R_P64_REG(base) ((base)->RMON_R_P64)
mbed_official 146:f64d43ff0c18 5075 #define ENET_RMON_R_P65TO127_REG(base) ((base)->RMON_R_P65TO127)
mbed_official 146:f64d43ff0c18 5076 #define ENET_RMON_R_P128TO255_REG(base) ((base)->RMON_R_P128TO255)
mbed_official 146:f64d43ff0c18 5077 #define ENET_RMON_R_P256TO511_REG(base) ((base)->RMON_R_P256TO511)
mbed_official 146:f64d43ff0c18 5078 #define ENET_RMON_R_P512TO1023_REG(base) ((base)->RMON_R_P512TO1023)
mbed_official 146:f64d43ff0c18 5079 #define ENET_RMON_R_P1024TO2047_REG(base) ((base)->RMON_R_P1024TO2047)
mbed_official 146:f64d43ff0c18 5080 #define ENET_RMON_R_P_GTE2048_REG(base) ((base)->RMON_R_P_GTE2048)
mbed_official 146:f64d43ff0c18 5081 #define ENET_RMON_R_OCTETS_REG(base) ((base)->RMON_R_OCTETS)
mbed_official 324:406fd2029f23 5082 #define ENET_IEEE_R_DROP_REG(base) ((base)->IEEE_R_DROP)
mbed_official 324:406fd2029f23 5083 #define ENET_IEEE_R_FRAME_OK_REG(base) ((base)->IEEE_R_FRAME_OK)
mbed_official 146:f64d43ff0c18 5084 #define ENET_IEEE_R_CRC_REG(base) ((base)->IEEE_R_CRC)
mbed_official 146:f64d43ff0c18 5085 #define ENET_IEEE_R_ALIGN_REG(base) ((base)->IEEE_R_ALIGN)
mbed_official 146:f64d43ff0c18 5086 #define ENET_IEEE_R_MACERR_REG(base) ((base)->IEEE_R_MACERR)
mbed_official 146:f64d43ff0c18 5087 #define ENET_IEEE_R_FDXFC_REG(base) ((base)->IEEE_R_FDXFC)
mbed_official 146:f64d43ff0c18 5088 #define ENET_IEEE_R_OCTETS_OK_REG(base) ((base)->IEEE_R_OCTETS_OK)
mbed_official 146:f64d43ff0c18 5089 #define ENET_ATCR_REG(base) ((base)->ATCR)
mbed_official 146:f64d43ff0c18 5090 #define ENET_ATVR_REG(base) ((base)->ATVR)
mbed_official 146:f64d43ff0c18 5091 #define ENET_ATOFF_REG(base) ((base)->ATOFF)
mbed_official 146:f64d43ff0c18 5092 #define ENET_ATPER_REG(base) ((base)->ATPER)
mbed_official 146:f64d43ff0c18 5093 #define ENET_ATCOR_REG(base) ((base)->ATCOR)
mbed_official 146:f64d43ff0c18 5094 #define ENET_ATINC_REG(base) ((base)->ATINC)
mbed_official 146:f64d43ff0c18 5095 #define ENET_ATSTMP_REG(base) ((base)->ATSTMP)
mbed_official 146:f64d43ff0c18 5096 #define ENET_TGSR_REG(base) ((base)->TGSR)
mbed_official 146:f64d43ff0c18 5097 #define ENET_TCSR_REG(base,index) ((base)->CHANNEL[index].TCSR)
mbed_official 146:f64d43ff0c18 5098 #define ENET_TCCR_REG(base,index) ((base)->CHANNEL[index].TCCR)
mbed_official 146:f64d43ff0c18 5099
mbed_official 146:f64d43ff0c18 5100 /*!
mbed_official 146:f64d43ff0c18 5101 * @}
mbed_official 146:f64d43ff0c18 5102 */ /* end of group ENET_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 5103
mbed_official 146:f64d43ff0c18 5104
mbed_official 146:f64d43ff0c18 5105 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5106 -- ENET Register Masks
mbed_official 146:f64d43ff0c18 5107 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5108
mbed_official 146:f64d43ff0c18 5109 /*!
mbed_official 146:f64d43ff0c18 5110 * @addtogroup ENET_Register_Masks ENET Register Masks
mbed_official 146:f64d43ff0c18 5111 * @{
mbed_official 146:f64d43ff0c18 5112 */
mbed_official 146:f64d43ff0c18 5113
mbed_official 146:f64d43ff0c18 5114 /* EIR Bit Fields */
mbed_official 146:f64d43ff0c18 5115 #define ENET_EIR_TS_TIMER_MASK 0x8000u
mbed_official 146:f64d43ff0c18 5116 #define ENET_EIR_TS_TIMER_SHIFT 15
mbed_official 146:f64d43ff0c18 5117 #define ENET_EIR_TS_AVAIL_MASK 0x10000u
mbed_official 146:f64d43ff0c18 5118 #define ENET_EIR_TS_AVAIL_SHIFT 16
mbed_official 146:f64d43ff0c18 5119 #define ENET_EIR_WAKEUP_MASK 0x20000u
mbed_official 146:f64d43ff0c18 5120 #define ENET_EIR_WAKEUP_SHIFT 17
mbed_official 146:f64d43ff0c18 5121 #define ENET_EIR_PLR_MASK 0x40000u
mbed_official 146:f64d43ff0c18 5122 #define ENET_EIR_PLR_SHIFT 18
mbed_official 146:f64d43ff0c18 5123 #define ENET_EIR_UN_MASK 0x80000u
mbed_official 146:f64d43ff0c18 5124 #define ENET_EIR_UN_SHIFT 19
mbed_official 146:f64d43ff0c18 5125 #define ENET_EIR_RL_MASK 0x100000u
mbed_official 146:f64d43ff0c18 5126 #define ENET_EIR_RL_SHIFT 20
mbed_official 146:f64d43ff0c18 5127 #define ENET_EIR_LC_MASK 0x200000u
mbed_official 146:f64d43ff0c18 5128 #define ENET_EIR_LC_SHIFT 21
mbed_official 146:f64d43ff0c18 5129 #define ENET_EIR_EBERR_MASK 0x400000u
mbed_official 146:f64d43ff0c18 5130 #define ENET_EIR_EBERR_SHIFT 22
mbed_official 146:f64d43ff0c18 5131 #define ENET_EIR_MII_MASK 0x800000u
mbed_official 146:f64d43ff0c18 5132 #define ENET_EIR_MII_SHIFT 23
mbed_official 146:f64d43ff0c18 5133 #define ENET_EIR_RXB_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 5134 #define ENET_EIR_RXB_SHIFT 24
mbed_official 146:f64d43ff0c18 5135 #define ENET_EIR_RXF_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 5136 #define ENET_EIR_RXF_SHIFT 25
mbed_official 146:f64d43ff0c18 5137 #define ENET_EIR_TXB_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 5138 #define ENET_EIR_TXB_SHIFT 26
mbed_official 146:f64d43ff0c18 5139 #define ENET_EIR_TXF_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 5140 #define ENET_EIR_TXF_SHIFT 27
mbed_official 146:f64d43ff0c18 5141 #define ENET_EIR_GRA_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 5142 #define ENET_EIR_GRA_SHIFT 28
mbed_official 146:f64d43ff0c18 5143 #define ENET_EIR_BABT_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 5144 #define ENET_EIR_BABT_SHIFT 29
mbed_official 146:f64d43ff0c18 5145 #define ENET_EIR_BABR_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 5146 #define ENET_EIR_BABR_SHIFT 30
mbed_official 146:f64d43ff0c18 5147 /* EIMR Bit Fields */
mbed_official 146:f64d43ff0c18 5148 #define ENET_EIMR_TS_TIMER_MASK 0x8000u
mbed_official 146:f64d43ff0c18 5149 #define ENET_EIMR_TS_TIMER_SHIFT 15
mbed_official 146:f64d43ff0c18 5150 #define ENET_EIMR_TS_AVAIL_MASK 0x10000u
mbed_official 146:f64d43ff0c18 5151 #define ENET_EIMR_TS_AVAIL_SHIFT 16
mbed_official 146:f64d43ff0c18 5152 #define ENET_EIMR_WAKEUP_MASK 0x20000u
mbed_official 146:f64d43ff0c18 5153 #define ENET_EIMR_WAKEUP_SHIFT 17
mbed_official 146:f64d43ff0c18 5154 #define ENET_EIMR_PLR_MASK 0x40000u
mbed_official 146:f64d43ff0c18 5155 #define ENET_EIMR_PLR_SHIFT 18
mbed_official 146:f64d43ff0c18 5156 #define ENET_EIMR_UN_MASK 0x80000u
mbed_official 146:f64d43ff0c18 5157 #define ENET_EIMR_UN_SHIFT 19
mbed_official 146:f64d43ff0c18 5158 #define ENET_EIMR_RL_MASK 0x100000u
mbed_official 146:f64d43ff0c18 5159 #define ENET_EIMR_RL_SHIFT 20
mbed_official 146:f64d43ff0c18 5160 #define ENET_EIMR_LC_MASK 0x200000u
mbed_official 146:f64d43ff0c18 5161 #define ENET_EIMR_LC_SHIFT 21
mbed_official 146:f64d43ff0c18 5162 #define ENET_EIMR_EBERR_MASK 0x400000u
mbed_official 146:f64d43ff0c18 5163 #define ENET_EIMR_EBERR_SHIFT 22
mbed_official 146:f64d43ff0c18 5164 #define ENET_EIMR_MII_MASK 0x800000u
mbed_official 146:f64d43ff0c18 5165 #define ENET_EIMR_MII_SHIFT 23
mbed_official 146:f64d43ff0c18 5166 #define ENET_EIMR_RXB_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 5167 #define ENET_EIMR_RXB_SHIFT 24
mbed_official 146:f64d43ff0c18 5168 #define ENET_EIMR_RXF_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 5169 #define ENET_EIMR_RXF_SHIFT 25
mbed_official 146:f64d43ff0c18 5170 #define ENET_EIMR_TXB_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 5171 #define ENET_EIMR_TXB_SHIFT 26
mbed_official 146:f64d43ff0c18 5172 #define ENET_EIMR_TXF_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 5173 #define ENET_EIMR_TXF_SHIFT 27
mbed_official 146:f64d43ff0c18 5174 #define ENET_EIMR_GRA_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 5175 #define ENET_EIMR_GRA_SHIFT 28
mbed_official 146:f64d43ff0c18 5176 #define ENET_EIMR_BABT_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 5177 #define ENET_EIMR_BABT_SHIFT 29
mbed_official 146:f64d43ff0c18 5178 #define ENET_EIMR_BABR_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 5179 #define ENET_EIMR_BABR_SHIFT 30
mbed_official 146:f64d43ff0c18 5180 /* RDAR Bit Fields */
mbed_official 146:f64d43ff0c18 5181 #define ENET_RDAR_RDAR_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 5182 #define ENET_RDAR_RDAR_SHIFT 24
mbed_official 146:f64d43ff0c18 5183 /* TDAR Bit Fields */
mbed_official 146:f64d43ff0c18 5184 #define ENET_TDAR_TDAR_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 5185 #define ENET_TDAR_TDAR_SHIFT 24
mbed_official 146:f64d43ff0c18 5186 /* ECR Bit Fields */
mbed_official 146:f64d43ff0c18 5187 #define ENET_ECR_RESET_MASK 0x1u
mbed_official 146:f64d43ff0c18 5188 #define ENET_ECR_RESET_SHIFT 0
mbed_official 146:f64d43ff0c18 5189 #define ENET_ECR_ETHEREN_MASK 0x2u
mbed_official 146:f64d43ff0c18 5190 #define ENET_ECR_ETHEREN_SHIFT 1
mbed_official 146:f64d43ff0c18 5191 #define ENET_ECR_MAGICEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 5192 #define ENET_ECR_MAGICEN_SHIFT 2
mbed_official 146:f64d43ff0c18 5193 #define ENET_ECR_SLEEP_MASK 0x8u
mbed_official 146:f64d43ff0c18 5194 #define ENET_ECR_SLEEP_SHIFT 3
mbed_official 146:f64d43ff0c18 5195 #define ENET_ECR_EN1588_MASK 0x10u
mbed_official 146:f64d43ff0c18 5196 #define ENET_ECR_EN1588_SHIFT 4
mbed_official 146:f64d43ff0c18 5197 #define ENET_ECR_DBGEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 5198 #define ENET_ECR_DBGEN_SHIFT 6
mbed_official 146:f64d43ff0c18 5199 #define ENET_ECR_STOPEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 5200 #define ENET_ECR_STOPEN_SHIFT 7
mbed_official 146:f64d43ff0c18 5201 #define ENET_ECR_DBSWP_MASK 0x100u
mbed_official 146:f64d43ff0c18 5202 #define ENET_ECR_DBSWP_SHIFT 8
mbed_official 146:f64d43ff0c18 5203 /* MMFR Bit Fields */
mbed_official 146:f64d43ff0c18 5204 #define ENET_MMFR_DATA_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 5205 #define ENET_MMFR_DATA_SHIFT 0
mbed_official 146:f64d43ff0c18 5206 #define ENET_MMFR_DATA(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_DATA_SHIFT))&ENET_MMFR_DATA_MASK)
mbed_official 146:f64d43ff0c18 5207 #define ENET_MMFR_TA_MASK 0x30000u
mbed_official 146:f64d43ff0c18 5208 #define ENET_MMFR_TA_SHIFT 16
mbed_official 146:f64d43ff0c18 5209 #define ENET_MMFR_TA(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_TA_SHIFT))&ENET_MMFR_TA_MASK)
mbed_official 146:f64d43ff0c18 5210 #define ENET_MMFR_RA_MASK 0x7C0000u
mbed_official 146:f64d43ff0c18 5211 #define ENET_MMFR_RA_SHIFT 18
mbed_official 146:f64d43ff0c18 5212 #define ENET_MMFR_RA(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_RA_SHIFT))&ENET_MMFR_RA_MASK)
mbed_official 146:f64d43ff0c18 5213 #define ENET_MMFR_PA_MASK 0xF800000u
mbed_official 146:f64d43ff0c18 5214 #define ENET_MMFR_PA_SHIFT 23
mbed_official 146:f64d43ff0c18 5215 #define ENET_MMFR_PA(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_PA_SHIFT))&ENET_MMFR_PA_MASK)
mbed_official 146:f64d43ff0c18 5216 #define ENET_MMFR_OP_MASK 0x30000000u
mbed_official 146:f64d43ff0c18 5217 #define ENET_MMFR_OP_SHIFT 28
mbed_official 146:f64d43ff0c18 5218 #define ENET_MMFR_OP(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_OP_SHIFT))&ENET_MMFR_OP_MASK)
mbed_official 146:f64d43ff0c18 5219 #define ENET_MMFR_ST_MASK 0xC0000000u
mbed_official 146:f64d43ff0c18 5220 #define ENET_MMFR_ST_SHIFT 30
mbed_official 146:f64d43ff0c18 5221 #define ENET_MMFR_ST(x) (((uint32_t)(((uint32_t)(x))<<ENET_MMFR_ST_SHIFT))&ENET_MMFR_ST_MASK)
mbed_official 146:f64d43ff0c18 5222 /* MSCR Bit Fields */
mbed_official 146:f64d43ff0c18 5223 #define ENET_MSCR_MII_SPEED_MASK 0x7Eu
mbed_official 146:f64d43ff0c18 5224 #define ENET_MSCR_MII_SPEED_SHIFT 1
mbed_official 146:f64d43ff0c18 5225 #define ENET_MSCR_MII_SPEED(x) (((uint32_t)(((uint32_t)(x))<<ENET_MSCR_MII_SPEED_SHIFT))&ENET_MSCR_MII_SPEED_MASK)
mbed_official 146:f64d43ff0c18 5226 #define ENET_MSCR_DIS_PRE_MASK 0x80u
mbed_official 146:f64d43ff0c18 5227 #define ENET_MSCR_DIS_PRE_SHIFT 7
mbed_official 146:f64d43ff0c18 5228 #define ENET_MSCR_HOLDTIME_MASK 0x700u
mbed_official 146:f64d43ff0c18 5229 #define ENET_MSCR_HOLDTIME_SHIFT 8
mbed_official 146:f64d43ff0c18 5230 #define ENET_MSCR_HOLDTIME(x) (((uint32_t)(((uint32_t)(x))<<ENET_MSCR_HOLDTIME_SHIFT))&ENET_MSCR_HOLDTIME_MASK)
mbed_official 146:f64d43ff0c18 5231 /* MIBC Bit Fields */
mbed_official 146:f64d43ff0c18 5232 #define ENET_MIBC_MIB_CLEAR_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 5233 #define ENET_MIBC_MIB_CLEAR_SHIFT 29
mbed_official 146:f64d43ff0c18 5234 #define ENET_MIBC_MIB_IDLE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 5235 #define ENET_MIBC_MIB_IDLE_SHIFT 30
mbed_official 146:f64d43ff0c18 5236 #define ENET_MIBC_MIB_DIS_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 5237 #define ENET_MIBC_MIB_DIS_SHIFT 31
mbed_official 146:f64d43ff0c18 5238 /* RCR Bit Fields */
mbed_official 146:f64d43ff0c18 5239 #define ENET_RCR_LOOP_MASK 0x1u
mbed_official 146:f64d43ff0c18 5240 #define ENET_RCR_LOOP_SHIFT 0
mbed_official 146:f64d43ff0c18 5241 #define ENET_RCR_DRT_MASK 0x2u
mbed_official 146:f64d43ff0c18 5242 #define ENET_RCR_DRT_SHIFT 1
mbed_official 146:f64d43ff0c18 5243 #define ENET_RCR_MII_MODE_MASK 0x4u
mbed_official 146:f64d43ff0c18 5244 #define ENET_RCR_MII_MODE_SHIFT 2
mbed_official 146:f64d43ff0c18 5245 #define ENET_RCR_PROM_MASK 0x8u
mbed_official 146:f64d43ff0c18 5246 #define ENET_RCR_PROM_SHIFT 3
mbed_official 146:f64d43ff0c18 5247 #define ENET_RCR_BC_REJ_MASK 0x10u
mbed_official 146:f64d43ff0c18 5248 #define ENET_RCR_BC_REJ_SHIFT 4
mbed_official 146:f64d43ff0c18 5249 #define ENET_RCR_FCE_MASK 0x20u
mbed_official 146:f64d43ff0c18 5250 #define ENET_RCR_FCE_SHIFT 5
mbed_official 146:f64d43ff0c18 5251 #define ENET_RCR_RMII_MODE_MASK 0x100u
mbed_official 146:f64d43ff0c18 5252 #define ENET_RCR_RMII_MODE_SHIFT 8
mbed_official 146:f64d43ff0c18 5253 #define ENET_RCR_RMII_10T_MASK 0x200u
mbed_official 146:f64d43ff0c18 5254 #define ENET_RCR_RMII_10T_SHIFT 9
mbed_official 146:f64d43ff0c18 5255 #define ENET_RCR_PADEN_MASK 0x1000u
mbed_official 146:f64d43ff0c18 5256 #define ENET_RCR_PADEN_SHIFT 12
mbed_official 146:f64d43ff0c18 5257 #define ENET_RCR_PAUFWD_MASK 0x2000u
mbed_official 146:f64d43ff0c18 5258 #define ENET_RCR_PAUFWD_SHIFT 13
mbed_official 146:f64d43ff0c18 5259 #define ENET_RCR_CRCFWD_MASK 0x4000u
mbed_official 146:f64d43ff0c18 5260 #define ENET_RCR_CRCFWD_SHIFT 14
mbed_official 146:f64d43ff0c18 5261 #define ENET_RCR_CFEN_MASK 0x8000u
mbed_official 146:f64d43ff0c18 5262 #define ENET_RCR_CFEN_SHIFT 15
mbed_official 146:f64d43ff0c18 5263 #define ENET_RCR_MAX_FL_MASK 0x3FFF0000u
mbed_official 146:f64d43ff0c18 5264 #define ENET_RCR_MAX_FL_SHIFT 16
mbed_official 146:f64d43ff0c18 5265 #define ENET_RCR_MAX_FL(x) (((uint32_t)(((uint32_t)(x))<<ENET_RCR_MAX_FL_SHIFT))&ENET_RCR_MAX_FL_MASK)
mbed_official 146:f64d43ff0c18 5266 #define ENET_RCR_NLC_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 5267 #define ENET_RCR_NLC_SHIFT 30
mbed_official 146:f64d43ff0c18 5268 #define ENET_RCR_GRS_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 5269 #define ENET_RCR_GRS_SHIFT 31
mbed_official 146:f64d43ff0c18 5270 /* TCR Bit Fields */
mbed_official 146:f64d43ff0c18 5271 #define ENET_TCR_GTS_MASK 0x1u
mbed_official 146:f64d43ff0c18 5272 #define ENET_TCR_GTS_SHIFT 0
mbed_official 146:f64d43ff0c18 5273 #define ENET_TCR_FDEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 5274 #define ENET_TCR_FDEN_SHIFT 2
mbed_official 146:f64d43ff0c18 5275 #define ENET_TCR_TFC_PAUSE_MASK 0x8u
mbed_official 146:f64d43ff0c18 5276 #define ENET_TCR_TFC_PAUSE_SHIFT 3
mbed_official 146:f64d43ff0c18 5277 #define ENET_TCR_RFC_PAUSE_MASK 0x10u
mbed_official 146:f64d43ff0c18 5278 #define ENET_TCR_RFC_PAUSE_SHIFT 4
mbed_official 146:f64d43ff0c18 5279 #define ENET_TCR_ADDSEL_MASK 0xE0u
mbed_official 146:f64d43ff0c18 5280 #define ENET_TCR_ADDSEL_SHIFT 5
mbed_official 146:f64d43ff0c18 5281 #define ENET_TCR_ADDSEL(x) (((uint32_t)(((uint32_t)(x))<<ENET_TCR_ADDSEL_SHIFT))&ENET_TCR_ADDSEL_MASK)
mbed_official 146:f64d43ff0c18 5282 #define ENET_TCR_ADDINS_MASK 0x100u
mbed_official 146:f64d43ff0c18 5283 #define ENET_TCR_ADDINS_SHIFT 8
mbed_official 146:f64d43ff0c18 5284 #define ENET_TCR_CRCFWD_MASK 0x200u
mbed_official 146:f64d43ff0c18 5285 #define ENET_TCR_CRCFWD_SHIFT 9
mbed_official 146:f64d43ff0c18 5286 /* PALR Bit Fields */
mbed_official 146:f64d43ff0c18 5287 #define ENET_PALR_PADDR1_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5288 #define ENET_PALR_PADDR1_SHIFT 0
mbed_official 146:f64d43ff0c18 5289 #define ENET_PALR_PADDR1(x) (((uint32_t)(((uint32_t)(x))<<ENET_PALR_PADDR1_SHIFT))&ENET_PALR_PADDR1_MASK)
mbed_official 146:f64d43ff0c18 5290 /* PAUR Bit Fields */
mbed_official 146:f64d43ff0c18 5291 #define ENET_PAUR_TYPE_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 5292 #define ENET_PAUR_TYPE_SHIFT 0
mbed_official 146:f64d43ff0c18 5293 #define ENET_PAUR_TYPE(x) (((uint32_t)(((uint32_t)(x))<<ENET_PAUR_TYPE_SHIFT))&ENET_PAUR_TYPE_MASK)
mbed_official 146:f64d43ff0c18 5294 #define ENET_PAUR_PADDR2_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 5295 #define ENET_PAUR_PADDR2_SHIFT 16
mbed_official 146:f64d43ff0c18 5296 #define ENET_PAUR_PADDR2(x) (((uint32_t)(((uint32_t)(x))<<ENET_PAUR_PADDR2_SHIFT))&ENET_PAUR_PADDR2_MASK)
mbed_official 146:f64d43ff0c18 5297 /* OPD Bit Fields */
mbed_official 146:f64d43ff0c18 5298 #define ENET_OPD_PAUSE_DUR_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 5299 #define ENET_OPD_PAUSE_DUR_SHIFT 0
mbed_official 146:f64d43ff0c18 5300 #define ENET_OPD_PAUSE_DUR(x) (((uint32_t)(((uint32_t)(x))<<ENET_OPD_PAUSE_DUR_SHIFT))&ENET_OPD_PAUSE_DUR_MASK)
mbed_official 146:f64d43ff0c18 5301 #define ENET_OPD_OPCODE_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 5302 #define ENET_OPD_OPCODE_SHIFT 16
mbed_official 146:f64d43ff0c18 5303 #define ENET_OPD_OPCODE(x) (((uint32_t)(((uint32_t)(x))<<ENET_OPD_OPCODE_SHIFT))&ENET_OPD_OPCODE_MASK)
mbed_official 146:f64d43ff0c18 5304 /* IAUR Bit Fields */
mbed_official 146:f64d43ff0c18 5305 #define ENET_IAUR_IADDR1_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5306 #define ENET_IAUR_IADDR1_SHIFT 0
mbed_official 146:f64d43ff0c18 5307 #define ENET_IAUR_IADDR1(x) (((uint32_t)(((uint32_t)(x))<<ENET_IAUR_IADDR1_SHIFT))&ENET_IAUR_IADDR1_MASK)
mbed_official 146:f64d43ff0c18 5308 /* IALR Bit Fields */
mbed_official 146:f64d43ff0c18 5309 #define ENET_IALR_IADDR2_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5310 #define ENET_IALR_IADDR2_SHIFT 0
mbed_official 146:f64d43ff0c18 5311 #define ENET_IALR_IADDR2(x) (((uint32_t)(((uint32_t)(x))<<ENET_IALR_IADDR2_SHIFT))&ENET_IALR_IADDR2_MASK)
mbed_official 146:f64d43ff0c18 5312 /* GAUR Bit Fields */
mbed_official 146:f64d43ff0c18 5313 #define ENET_GAUR_GADDR1_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5314 #define ENET_GAUR_GADDR1_SHIFT 0
mbed_official 146:f64d43ff0c18 5315 #define ENET_GAUR_GADDR1(x) (((uint32_t)(((uint32_t)(x))<<ENET_GAUR_GADDR1_SHIFT))&ENET_GAUR_GADDR1_MASK)
mbed_official 146:f64d43ff0c18 5316 /* GALR Bit Fields */
mbed_official 146:f64d43ff0c18 5317 #define ENET_GALR_GADDR2_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5318 #define ENET_GALR_GADDR2_SHIFT 0
mbed_official 146:f64d43ff0c18 5319 #define ENET_GALR_GADDR2(x) (((uint32_t)(((uint32_t)(x))<<ENET_GALR_GADDR2_SHIFT))&ENET_GALR_GADDR2_MASK)
mbed_official 146:f64d43ff0c18 5320 /* TFWR Bit Fields */
mbed_official 146:f64d43ff0c18 5321 #define ENET_TFWR_TFWR_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 5322 #define ENET_TFWR_TFWR_SHIFT 0
mbed_official 146:f64d43ff0c18 5323 #define ENET_TFWR_TFWR(x) (((uint32_t)(((uint32_t)(x))<<ENET_TFWR_TFWR_SHIFT))&ENET_TFWR_TFWR_MASK)
mbed_official 146:f64d43ff0c18 5324 #define ENET_TFWR_STRFWD_MASK 0x100u
mbed_official 146:f64d43ff0c18 5325 #define ENET_TFWR_STRFWD_SHIFT 8
mbed_official 146:f64d43ff0c18 5326 /* RDSR Bit Fields */
mbed_official 146:f64d43ff0c18 5327 #define ENET_RDSR_R_DES_START_MASK 0xFFFFFFF8u
mbed_official 146:f64d43ff0c18 5328 #define ENET_RDSR_R_DES_START_SHIFT 3
mbed_official 146:f64d43ff0c18 5329 #define ENET_RDSR_R_DES_START(x) (((uint32_t)(((uint32_t)(x))<<ENET_RDSR_R_DES_START_SHIFT))&ENET_RDSR_R_DES_START_MASK)
mbed_official 146:f64d43ff0c18 5330 /* TDSR Bit Fields */
mbed_official 146:f64d43ff0c18 5331 #define ENET_TDSR_X_DES_START_MASK 0xFFFFFFF8u
mbed_official 146:f64d43ff0c18 5332 #define ENET_TDSR_X_DES_START_SHIFT 3
mbed_official 146:f64d43ff0c18 5333 #define ENET_TDSR_X_DES_START(x) (((uint32_t)(((uint32_t)(x))<<ENET_TDSR_X_DES_START_SHIFT))&ENET_TDSR_X_DES_START_MASK)
mbed_official 146:f64d43ff0c18 5334 /* MRBR Bit Fields */
mbed_official 146:f64d43ff0c18 5335 #define ENET_MRBR_R_BUF_SIZE_MASK 0x3FF0u
mbed_official 146:f64d43ff0c18 5336 #define ENET_MRBR_R_BUF_SIZE_SHIFT 4
mbed_official 146:f64d43ff0c18 5337 #define ENET_MRBR_R_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x))<<ENET_MRBR_R_BUF_SIZE_SHIFT))&ENET_MRBR_R_BUF_SIZE_MASK)
mbed_official 146:f64d43ff0c18 5338 /* RSFL Bit Fields */
mbed_official 146:f64d43ff0c18 5339 #define ENET_RSFL_RX_SECTION_FULL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5340 #define ENET_RSFL_RX_SECTION_FULL_SHIFT 0
mbed_official 146:f64d43ff0c18 5341 #define ENET_RSFL_RX_SECTION_FULL(x) (((uint32_t)(((uint32_t)(x))<<ENET_RSFL_RX_SECTION_FULL_SHIFT))&ENET_RSFL_RX_SECTION_FULL_MASK)
mbed_official 146:f64d43ff0c18 5342 /* RSEM Bit Fields */
mbed_official 146:f64d43ff0c18 5343 #define ENET_RSEM_RX_SECTION_EMPTY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5344 #define ENET_RSEM_RX_SECTION_EMPTY_SHIFT 0
mbed_official 146:f64d43ff0c18 5345 #define ENET_RSEM_RX_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&ENET_RSEM_RX_SECTION_EMPTY_MASK)
mbed_official 146:f64d43ff0c18 5346 #define ENET_RSEM_STAT_SECTION_EMPTY_MASK 0x1F0000u
mbed_official 146:f64d43ff0c18 5347 #define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT 16
mbed_official 146:f64d43ff0c18 5348 #define ENET_RSEM_STAT_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_RSEM_STAT_SECTION_EMPTY_SHIFT))&ENET_RSEM_STAT_SECTION_EMPTY_MASK)
mbed_official 146:f64d43ff0c18 5349 /* RAEM Bit Fields */
mbed_official 146:f64d43ff0c18 5350 #define ENET_RAEM_RX_ALMOST_EMPTY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5351 #define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT 0
mbed_official 146:f64d43ff0c18 5352 #define ENET_RAEM_RX_ALMOST_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&ENET_RAEM_RX_ALMOST_EMPTY_MASK)
mbed_official 146:f64d43ff0c18 5353 /* RAFL Bit Fields */
mbed_official 146:f64d43ff0c18 5354 #define ENET_RAFL_RX_ALMOST_FULL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5355 #define ENET_RAFL_RX_ALMOST_FULL_SHIFT 0
mbed_official 146:f64d43ff0c18 5356 #define ENET_RAFL_RX_ALMOST_FULL(x) (((uint32_t)(((uint32_t)(x))<<ENET_RAFL_RX_ALMOST_FULL_SHIFT))&ENET_RAFL_RX_ALMOST_FULL_MASK)
mbed_official 146:f64d43ff0c18 5357 /* TSEM Bit Fields */
mbed_official 146:f64d43ff0c18 5358 #define ENET_TSEM_TX_SECTION_EMPTY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5359 #define ENET_TSEM_TX_SECTION_EMPTY_SHIFT 0
mbed_official 146:f64d43ff0c18 5360 #define ENET_TSEM_TX_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&ENET_TSEM_TX_SECTION_EMPTY_MASK)
mbed_official 146:f64d43ff0c18 5361 /* TAEM Bit Fields */
mbed_official 146:f64d43ff0c18 5362 #define ENET_TAEM_TX_ALMOST_EMPTY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5363 #define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT 0
mbed_official 146:f64d43ff0c18 5364 #define ENET_TAEM_TX_ALMOST_EMPTY(x) (((uint32_t)(((uint32_t)(x))<<ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&ENET_TAEM_TX_ALMOST_EMPTY_MASK)
mbed_official 146:f64d43ff0c18 5365 /* TAFL Bit Fields */
mbed_official 146:f64d43ff0c18 5366 #define ENET_TAFL_TX_ALMOST_FULL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5367 #define ENET_TAFL_TX_ALMOST_FULL_SHIFT 0
mbed_official 146:f64d43ff0c18 5368 #define ENET_TAFL_TX_ALMOST_FULL(x) (((uint32_t)(((uint32_t)(x))<<ENET_TAFL_TX_ALMOST_FULL_SHIFT))&ENET_TAFL_TX_ALMOST_FULL_MASK)
mbed_official 146:f64d43ff0c18 5369 /* TIPG Bit Fields */
mbed_official 146:f64d43ff0c18 5370 #define ENET_TIPG_IPG_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 5371 #define ENET_TIPG_IPG_SHIFT 0
mbed_official 146:f64d43ff0c18 5372 #define ENET_TIPG_IPG(x) (((uint32_t)(((uint32_t)(x))<<ENET_TIPG_IPG_SHIFT))&ENET_TIPG_IPG_MASK)
mbed_official 146:f64d43ff0c18 5373 /* FTRL Bit Fields */
mbed_official 146:f64d43ff0c18 5374 #define ENET_FTRL_TRUNC_FL_MASK 0x3FFFu
mbed_official 146:f64d43ff0c18 5375 #define ENET_FTRL_TRUNC_FL_SHIFT 0
mbed_official 146:f64d43ff0c18 5376 #define ENET_FTRL_TRUNC_FL(x) (((uint32_t)(((uint32_t)(x))<<ENET_FTRL_TRUNC_FL_SHIFT))&ENET_FTRL_TRUNC_FL_MASK)
mbed_official 146:f64d43ff0c18 5377 /* TACC Bit Fields */
mbed_official 146:f64d43ff0c18 5378 #define ENET_TACC_SHIFT16_MASK 0x1u
mbed_official 146:f64d43ff0c18 5379 #define ENET_TACC_SHIFT16_SHIFT 0
mbed_official 146:f64d43ff0c18 5380 #define ENET_TACC_IPCHK_MASK 0x8u
mbed_official 146:f64d43ff0c18 5381 #define ENET_TACC_IPCHK_SHIFT 3
mbed_official 146:f64d43ff0c18 5382 #define ENET_TACC_PROCHK_MASK 0x10u
mbed_official 146:f64d43ff0c18 5383 #define ENET_TACC_PROCHK_SHIFT 4
mbed_official 146:f64d43ff0c18 5384 /* RACC Bit Fields */
mbed_official 146:f64d43ff0c18 5385 #define ENET_RACC_PADREM_MASK 0x1u
mbed_official 146:f64d43ff0c18 5386 #define ENET_RACC_PADREM_SHIFT 0
mbed_official 146:f64d43ff0c18 5387 #define ENET_RACC_IPDIS_MASK 0x2u
mbed_official 146:f64d43ff0c18 5388 #define ENET_RACC_IPDIS_SHIFT 1
mbed_official 146:f64d43ff0c18 5389 #define ENET_RACC_PRODIS_MASK 0x4u
mbed_official 146:f64d43ff0c18 5390 #define ENET_RACC_PRODIS_SHIFT 2
mbed_official 146:f64d43ff0c18 5391 #define ENET_RACC_LINEDIS_MASK 0x40u
mbed_official 146:f64d43ff0c18 5392 #define ENET_RACC_LINEDIS_SHIFT 6
mbed_official 146:f64d43ff0c18 5393 #define ENET_RACC_SHIFT16_MASK 0x80u
mbed_official 146:f64d43ff0c18 5394 #define ENET_RACC_SHIFT16_SHIFT 7
mbed_official 324:406fd2029f23 5395 /* RMON_T_PACKETS Bit Fields */
mbed_official 324:406fd2029f23 5396 #define ENET_RMON_T_PACKETS_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5397 #define ENET_RMON_T_PACKETS_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5398 #define ENET_RMON_T_PACKETS_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_PACKETS_TXPKTS_SHIFT))&ENET_RMON_T_PACKETS_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5399 /* RMON_T_BC_PKT Bit Fields */
mbed_official 324:406fd2029f23 5400 #define ENET_RMON_T_BC_PKT_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5401 #define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5402 #define ENET_RMON_T_BC_PKT_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_BC_PKT_TXPKTS_SHIFT))&ENET_RMON_T_BC_PKT_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5403 /* RMON_T_MC_PKT Bit Fields */
mbed_official 324:406fd2029f23 5404 #define ENET_RMON_T_MC_PKT_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5405 #define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5406 #define ENET_RMON_T_MC_PKT_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_MC_PKT_TXPKTS_SHIFT))&ENET_RMON_T_MC_PKT_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5407 /* RMON_T_CRC_ALIGN Bit Fields */
mbed_official 324:406fd2029f23 5408 #define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5409 #define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5410 #define ENET_RMON_T_CRC_ALIGN_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT))&ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5411 /* RMON_T_UNDERSIZE Bit Fields */
mbed_official 324:406fd2029f23 5412 #define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5413 #define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5414 #define ENET_RMON_T_UNDERSIZE_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT))&ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5415 /* RMON_T_OVERSIZE Bit Fields */
mbed_official 324:406fd2029f23 5416 #define ENET_RMON_T_OVERSIZE_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5417 #define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5418 #define ENET_RMON_T_OVERSIZE_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT))&ENET_RMON_T_OVERSIZE_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5419 /* RMON_T_FRAG Bit Fields */
mbed_official 324:406fd2029f23 5420 #define ENET_RMON_T_FRAG_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5421 #define ENET_RMON_T_FRAG_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5422 #define ENET_RMON_T_FRAG_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_FRAG_TXPKTS_SHIFT))&ENET_RMON_T_FRAG_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5423 /* RMON_T_JAB Bit Fields */
mbed_official 324:406fd2029f23 5424 #define ENET_RMON_T_JAB_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5425 #define ENET_RMON_T_JAB_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5426 #define ENET_RMON_T_JAB_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_JAB_TXPKTS_SHIFT))&ENET_RMON_T_JAB_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5427 /* RMON_T_COL Bit Fields */
mbed_official 324:406fd2029f23 5428 #define ENET_RMON_T_COL_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5429 #define ENET_RMON_T_COL_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5430 #define ENET_RMON_T_COL_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_COL_TXPKTS_SHIFT))&ENET_RMON_T_COL_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5431 /* RMON_T_P64 Bit Fields */
mbed_official 324:406fd2029f23 5432 #define ENET_RMON_T_P64_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5433 #define ENET_RMON_T_P64_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5434 #define ENET_RMON_T_P64_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P64_TXPKTS_SHIFT))&ENET_RMON_T_P64_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5435 /* RMON_T_P65TO127 Bit Fields */
mbed_official 324:406fd2029f23 5436 #define ENET_RMON_T_P65TO127_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5437 #define ENET_RMON_T_P65TO127_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5438 #define ENET_RMON_T_P65TO127_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P65TO127_TXPKTS_SHIFT))&ENET_RMON_T_P65TO127_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5439 /* RMON_T_P128TO255 Bit Fields */
mbed_official 324:406fd2029f23 5440 #define ENET_RMON_T_P128TO255_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5441 #define ENET_RMON_T_P128TO255_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5442 #define ENET_RMON_T_P128TO255_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P128TO255_TXPKTS_SHIFT))&ENET_RMON_T_P128TO255_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5443 /* RMON_T_P256TO511 Bit Fields */
mbed_official 324:406fd2029f23 5444 #define ENET_RMON_T_P256TO511_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5445 #define ENET_RMON_T_P256TO511_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5446 #define ENET_RMON_T_P256TO511_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P256TO511_TXPKTS_SHIFT))&ENET_RMON_T_P256TO511_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5447 /* RMON_T_P512TO1023 Bit Fields */
mbed_official 324:406fd2029f23 5448 #define ENET_RMON_T_P512TO1023_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5449 #define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5450 #define ENET_RMON_T_P512TO1023_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P512TO1023_TXPKTS_SHIFT))&ENET_RMON_T_P512TO1023_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5451 /* RMON_T_P1024TO2047 Bit Fields */
mbed_official 324:406fd2029f23 5452 #define ENET_RMON_T_P1024TO2047_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5453 #define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5454 #define ENET_RMON_T_P1024TO2047_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT))&ENET_RMON_T_P1024TO2047_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5455 /* RMON_T_P_GTE2048 Bit Fields */
mbed_official 324:406fd2029f23 5456 #define ENET_RMON_T_P_GTE2048_TXPKTS_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5457 #define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT 0
mbed_official 324:406fd2029f23 5458 #define ENET_RMON_T_P_GTE2048_TXPKTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT))&ENET_RMON_T_P_GTE2048_TXPKTS_MASK)
mbed_official 324:406fd2029f23 5459 /* RMON_T_OCTETS Bit Fields */
mbed_official 324:406fd2029f23 5460 #define ENET_RMON_T_OCTETS_TXOCTS_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 5461 #define ENET_RMON_T_OCTETS_TXOCTS_SHIFT 0
mbed_official 324:406fd2029f23 5462 #define ENET_RMON_T_OCTETS_TXOCTS(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_T_OCTETS_TXOCTS_SHIFT))&ENET_RMON_T_OCTETS_TXOCTS_MASK)
mbed_official 324:406fd2029f23 5463 /* IEEE_T_FRAME_OK Bit Fields */
mbed_official 324:406fd2029f23 5464 #define ENET_IEEE_T_FRAME_OK_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5465 #define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5466 #define ENET_IEEE_T_FRAME_OK_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_FRAME_OK_COUNT_SHIFT))&ENET_IEEE_T_FRAME_OK_COUNT_MASK)
mbed_official 324:406fd2029f23 5467 /* IEEE_T_1COL Bit Fields */
mbed_official 324:406fd2029f23 5468 #define ENET_IEEE_T_1COL_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5469 #define ENET_IEEE_T_1COL_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5470 #define ENET_IEEE_T_1COL_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_1COL_COUNT_SHIFT))&ENET_IEEE_T_1COL_COUNT_MASK)
mbed_official 324:406fd2029f23 5471 /* IEEE_T_MCOL Bit Fields */
mbed_official 324:406fd2029f23 5472 #define ENET_IEEE_T_MCOL_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5473 #define ENET_IEEE_T_MCOL_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5474 #define ENET_IEEE_T_MCOL_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_MCOL_COUNT_SHIFT))&ENET_IEEE_T_MCOL_COUNT_MASK)
mbed_official 324:406fd2029f23 5475 /* IEEE_T_DEF Bit Fields */
mbed_official 324:406fd2029f23 5476 #define ENET_IEEE_T_DEF_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5477 #define ENET_IEEE_T_DEF_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5478 #define ENET_IEEE_T_DEF_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_DEF_COUNT_SHIFT))&ENET_IEEE_T_DEF_COUNT_MASK)
mbed_official 324:406fd2029f23 5479 /* IEEE_T_LCOL Bit Fields */
mbed_official 324:406fd2029f23 5480 #define ENET_IEEE_T_LCOL_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5481 #define ENET_IEEE_T_LCOL_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5482 #define ENET_IEEE_T_LCOL_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_LCOL_COUNT_SHIFT))&ENET_IEEE_T_LCOL_COUNT_MASK)
mbed_official 324:406fd2029f23 5483 /* IEEE_T_EXCOL Bit Fields */
mbed_official 324:406fd2029f23 5484 #define ENET_IEEE_T_EXCOL_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5485 #define ENET_IEEE_T_EXCOL_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5486 #define ENET_IEEE_T_EXCOL_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_EXCOL_COUNT_SHIFT))&ENET_IEEE_T_EXCOL_COUNT_MASK)
mbed_official 324:406fd2029f23 5487 /* IEEE_T_MACERR Bit Fields */
mbed_official 324:406fd2029f23 5488 #define ENET_IEEE_T_MACERR_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5489 #define ENET_IEEE_T_MACERR_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5490 #define ENET_IEEE_T_MACERR_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_MACERR_COUNT_SHIFT))&ENET_IEEE_T_MACERR_COUNT_MASK)
mbed_official 324:406fd2029f23 5491 /* IEEE_T_CSERR Bit Fields */
mbed_official 324:406fd2029f23 5492 #define ENET_IEEE_T_CSERR_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5493 #define ENET_IEEE_T_CSERR_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5494 #define ENET_IEEE_T_CSERR_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_CSERR_COUNT_SHIFT))&ENET_IEEE_T_CSERR_COUNT_MASK)
mbed_official 324:406fd2029f23 5495 /* IEEE_T_FDXFC Bit Fields */
mbed_official 324:406fd2029f23 5496 #define ENET_IEEE_T_FDXFC_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5497 #define ENET_IEEE_T_FDXFC_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5498 #define ENET_IEEE_T_FDXFC_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_FDXFC_COUNT_SHIFT))&ENET_IEEE_T_FDXFC_COUNT_MASK)
mbed_official 324:406fd2029f23 5499 /* IEEE_T_OCTETS_OK Bit Fields */
mbed_official 324:406fd2029f23 5500 #define ENET_IEEE_T_OCTETS_OK_COUNT_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 5501 #define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5502 #define ENET_IEEE_T_OCTETS_OK_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT))&ENET_IEEE_T_OCTETS_OK_COUNT_MASK)
mbed_official 324:406fd2029f23 5503 /* RMON_R_PACKETS Bit Fields */
mbed_official 324:406fd2029f23 5504 #define ENET_RMON_R_PACKETS_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5505 #define ENET_RMON_R_PACKETS_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5506 #define ENET_RMON_R_PACKETS_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_PACKETS_COUNT_SHIFT))&ENET_RMON_R_PACKETS_COUNT_MASK)
mbed_official 324:406fd2029f23 5507 /* RMON_R_BC_PKT Bit Fields */
mbed_official 324:406fd2029f23 5508 #define ENET_RMON_R_BC_PKT_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5509 #define ENET_RMON_R_BC_PKT_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5510 #define ENET_RMON_R_BC_PKT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_BC_PKT_COUNT_SHIFT))&ENET_RMON_R_BC_PKT_COUNT_MASK)
mbed_official 324:406fd2029f23 5511 /* RMON_R_MC_PKT Bit Fields */
mbed_official 324:406fd2029f23 5512 #define ENET_RMON_R_MC_PKT_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5513 #define ENET_RMON_R_MC_PKT_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5514 #define ENET_RMON_R_MC_PKT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_MC_PKT_COUNT_SHIFT))&ENET_RMON_R_MC_PKT_COUNT_MASK)
mbed_official 324:406fd2029f23 5515 /* RMON_R_CRC_ALIGN Bit Fields */
mbed_official 324:406fd2029f23 5516 #define ENET_RMON_R_CRC_ALIGN_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5517 #define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5518 #define ENET_RMON_R_CRC_ALIGN_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT))&ENET_RMON_R_CRC_ALIGN_COUNT_MASK)
mbed_official 324:406fd2029f23 5519 /* RMON_R_UNDERSIZE Bit Fields */
mbed_official 324:406fd2029f23 5520 #define ENET_RMON_R_UNDERSIZE_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5521 #define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5522 #define ENET_RMON_R_UNDERSIZE_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_UNDERSIZE_COUNT_SHIFT))&ENET_RMON_R_UNDERSIZE_COUNT_MASK)
mbed_official 324:406fd2029f23 5523 /* RMON_R_OVERSIZE Bit Fields */
mbed_official 324:406fd2029f23 5524 #define ENET_RMON_R_OVERSIZE_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5525 #define ENET_RMON_R_OVERSIZE_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5526 #define ENET_RMON_R_OVERSIZE_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_OVERSIZE_COUNT_SHIFT))&ENET_RMON_R_OVERSIZE_COUNT_MASK)
mbed_official 324:406fd2029f23 5527 /* RMON_R_FRAG Bit Fields */
mbed_official 324:406fd2029f23 5528 #define ENET_RMON_R_FRAG_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5529 #define ENET_RMON_R_FRAG_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5530 #define ENET_RMON_R_FRAG_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_FRAG_COUNT_SHIFT))&ENET_RMON_R_FRAG_COUNT_MASK)
mbed_official 324:406fd2029f23 5531 /* RMON_R_JAB Bit Fields */
mbed_official 324:406fd2029f23 5532 #define ENET_RMON_R_JAB_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5533 #define ENET_RMON_R_JAB_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5534 #define ENET_RMON_R_JAB_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_JAB_COUNT_SHIFT))&ENET_RMON_R_JAB_COUNT_MASK)
mbed_official 324:406fd2029f23 5535 /* RMON_R_P64 Bit Fields */
mbed_official 324:406fd2029f23 5536 #define ENET_RMON_R_P64_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5537 #define ENET_RMON_R_P64_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5538 #define ENET_RMON_R_P64_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P64_COUNT_SHIFT))&ENET_RMON_R_P64_COUNT_MASK)
mbed_official 324:406fd2029f23 5539 /* RMON_R_P65TO127 Bit Fields */
mbed_official 324:406fd2029f23 5540 #define ENET_RMON_R_P65TO127_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5541 #define ENET_RMON_R_P65TO127_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5542 #define ENET_RMON_R_P65TO127_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P65TO127_COUNT_SHIFT))&ENET_RMON_R_P65TO127_COUNT_MASK)
mbed_official 324:406fd2029f23 5543 /* RMON_R_P128TO255 Bit Fields */
mbed_official 324:406fd2029f23 5544 #define ENET_RMON_R_P128TO255_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5545 #define ENET_RMON_R_P128TO255_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5546 #define ENET_RMON_R_P128TO255_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P128TO255_COUNT_SHIFT))&ENET_RMON_R_P128TO255_COUNT_MASK)
mbed_official 324:406fd2029f23 5547 /* RMON_R_P256TO511 Bit Fields */
mbed_official 324:406fd2029f23 5548 #define ENET_RMON_R_P256TO511_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5549 #define ENET_RMON_R_P256TO511_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5550 #define ENET_RMON_R_P256TO511_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P256TO511_COUNT_SHIFT))&ENET_RMON_R_P256TO511_COUNT_MASK)
mbed_official 324:406fd2029f23 5551 /* RMON_R_P512TO1023 Bit Fields */
mbed_official 324:406fd2029f23 5552 #define ENET_RMON_R_P512TO1023_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5553 #define ENET_RMON_R_P512TO1023_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5554 #define ENET_RMON_R_P512TO1023_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P512TO1023_COUNT_SHIFT))&ENET_RMON_R_P512TO1023_COUNT_MASK)
mbed_official 324:406fd2029f23 5555 /* RMON_R_P1024TO2047 Bit Fields */
mbed_official 324:406fd2029f23 5556 #define ENET_RMON_R_P1024TO2047_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5557 #define ENET_RMON_R_P1024TO2047_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5558 #define ENET_RMON_R_P1024TO2047_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P1024TO2047_COUNT_SHIFT))&ENET_RMON_R_P1024TO2047_COUNT_MASK)
mbed_official 324:406fd2029f23 5559 /* RMON_R_P_GTE2048 Bit Fields */
mbed_official 324:406fd2029f23 5560 #define ENET_RMON_R_P_GTE2048_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5561 #define ENET_RMON_R_P_GTE2048_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5562 #define ENET_RMON_R_P_GTE2048_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_P_GTE2048_COUNT_SHIFT))&ENET_RMON_R_P_GTE2048_COUNT_MASK)
mbed_official 324:406fd2029f23 5563 /* RMON_R_OCTETS Bit Fields */
mbed_official 324:406fd2029f23 5564 #define ENET_RMON_R_OCTETS_COUNT_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 5565 #define ENET_RMON_R_OCTETS_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5566 #define ENET_RMON_R_OCTETS_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_RMON_R_OCTETS_COUNT_SHIFT))&ENET_RMON_R_OCTETS_COUNT_MASK)
mbed_official 324:406fd2029f23 5567 /* IEEE_R_DROP Bit Fields */
mbed_official 324:406fd2029f23 5568 #define ENET_IEEE_R_DROP_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5569 #define ENET_IEEE_R_DROP_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5570 #define ENET_IEEE_R_DROP_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_DROP_COUNT_SHIFT))&ENET_IEEE_R_DROP_COUNT_MASK)
mbed_official 324:406fd2029f23 5571 /* IEEE_R_FRAME_OK Bit Fields */
mbed_official 324:406fd2029f23 5572 #define ENET_IEEE_R_FRAME_OK_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5573 #define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5574 #define ENET_IEEE_R_FRAME_OK_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_FRAME_OK_COUNT_SHIFT))&ENET_IEEE_R_FRAME_OK_COUNT_MASK)
mbed_official 324:406fd2029f23 5575 /* IEEE_R_CRC Bit Fields */
mbed_official 324:406fd2029f23 5576 #define ENET_IEEE_R_CRC_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5577 #define ENET_IEEE_R_CRC_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5578 #define ENET_IEEE_R_CRC_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_CRC_COUNT_SHIFT))&ENET_IEEE_R_CRC_COUNT_MASK)
mbed_official 324:406fd2029f23 5579 /* IEEE_R_ALIGN Bit Fields */
mbed_official 324:406fd2029f23 5580 #define ENET_IEEE_R_ALIGN_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5581 #define ENET_IEEE_R_ALIGN_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5582 #define ENET_IEEE_R_ALIGN_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_ALIGN_COUNT_SHIFT))&ENET_IEEE_R_ALIGN_COUNT_MASK)
mbed_official 324:406fd2029f23 5583 /* IEEE_R_MACERR Bit Fields */
mbed_official 324:406fd2029f23 5584 #define ENET_IEEE_R_MACERR_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5585 #define ENET_IEEE_R_MACERR_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5586 #define ENET_IEEE_R_MACERR_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_MACERR_COUNT_SHIFT))&ENET_IEEE_R_MACERR_COUNT_MASK)
mbed_official 324:406fd2029f23 5587 /* IEEE_R_FDXFC Bit Fields */
mbed_official 324:406fd2029f23 5588 #define ENET_IEEE_R_FDXFC_COUNT_MASK 0xFFFFu
mbed_official 324:406fd2029f23 5589 #define ENET_IEEE_R_FDXFC_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5590 #define ENET_IEEE_R_FDXFC_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_FDXFC_COUNT_SHIFT))&ENET_IEEE_R_FDXFC_COUNT_MASK)
mbed_official 324:406fd2029f23 5591 /* IEEE_R_OCTETS_OK Bit Fields */
mbed_official 324:406fd2029f23 5592 #define ENET_IEEE_R_OCTETS_OK_COUNT_MASK 0xFFFFFFFFu
mbed_official 324:406fd2029f23 5593 #define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT 0
mbed_official 324:406fd2029f23 5594 #define ENET_IEEE_R_OCTETS_OK_COUNT(x) (((uint32_t)(((uint32_t)(x))<<ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT))&ENET_IEEE_R_OCTETS_OK_COUNT_MASK)
mbed_official 146:f64d43ff0c18 5595 /* ATCR Bit Fields */
mbed_official 146:f64d43ff0c18 5596 #define ENET_ATCR_EN_MASK 0x1u
mbed_official 146:f64d43ff0c18 5597 #define ENET_ATCR_EN_SHIFT 0
mbed_official 146:f64d43ff0c18 5598 #define ENET_ATCR_OFFEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 5599 #define ENET_ATCR_OFFEN_SHIFT 2
mbed_official 146:f64d43ff0c18 5600 #define ENET_ATCR_OFFRST_MASK 0x8u
mbed_official 146:f64d43ff0c18 5601 #define ENET_ATCR_OFFRST_SHIFT 3
mbed_official 146:f64d43ff0c18 5602 #define ENET_ATCR_PEREN_MASK 0x10u
mbed_official 146:f64d43ff0c18 5603 #define ENET_ATCR_PEREN_SHIFT 4
mbed_official 146:f64d43ff0c18 5604 #define ENET_ATCR_PINPER_MASK 0x80u
mbed_official 146:f64d43ff0c18 5605 #define ENET_ATCR_PINPER_SHIFT 7
mbed_official 146:f64d43ff0c18 5606 #define ENET_ATCR_RESTART_MASK 0x200u
mbed_official 146:f64d43ff0c18 5607 #define ENET_ATCR_RESTART_SHIFT 9
mbed_official 146:f64d43ff0c18 5608 #define ENET_ATCR_CAPTURE_MASK 0x800u
mbed_official 146:f64d43ff0c18 5609 #define ENET_ATCR_CAPTURE_SHIFT 11
mbed_official 146:f64d43ff0c18 5610 #define ENET_ATCR_SLAVE_MASK 0x2000u
mbed_official 146:f64d43ff0c18 5611 #define ENET_ATCR_SLAVE_SHIFT 13
mbed_official 146:f64d43ff0c18 5612 /* ATVR Bit Fields */
mbed_official 146:f64d43ff0c18 5613 #define ENET_ATVR_ATIME_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5614 #define ENET_ATVR_ATIME_SHIFT 0
mbed_official 146:f64d43ff0c18 5615 #define ENET_ATVR_ATIME(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATVR_ATIME_SHIFT))&ENET_ATVR_ATIME_MASK)
mbed_official 146:f64d43ff0c18 5616 /* ATOFF Bit Fields */
mbed_official 146:f64d43ff0c18 5617 #define ENET_ATOFF_OFFSET_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5618 #define ENET_ATOFF_OFFSET_SHIFT 0
mbed_official 146:f64d43ff0c18 5619 #define ENET_ATOFF_OFFSET(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATOFF_OFFSET_SHIFT))&ENET_ATOFF_OFFSET_MASK)
mbed_official 146:f64d43ff0c18 5620 /* ATPER Bit Fields */
mbed_official 146:f64d43ff0c18 5621 #define ENET_ATPER_PERIOD_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5622 #define ENET_ATPER_PERIOD_SHIFT 0
mbed_official 146:f64d43ff0c18 5623 #define ENET_ATPER_PERIOD(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATPER_PERIOD_SHIFT))&ENET_ATPER_PERIOD_MASK)
mbed_official 146:f64d43ff0c18 5624 /* ATCOR Bit Fields */
mbed_official 146:f64d43ff0c18 5625 #define ENET_ATCOR_COR_MASK 0x7FFFFFFFu
mbed_official 146:f64d43ff0c18 5626 #define ENET_ATCOR_COR_SHIFT 0
mbed_official 146:f64d43ff0c18 5627 #define ENET_ATCOR_COR(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATCOR_COR_SHIFT))&ENET_ATCOR_COR_MASK)
mbed_official 146:f64d43ff0c18 5628 /* ATINC Bit Fields */
mbed_official 146:f64d43ff0c18 5629 #define ENET_ATINC_INC_MASK 0x7Fu
mbed_official 146:f64d43ff0c18 5630 #define ENET_ATINC_INC_SHIFT 0
mbed_official 146:f64d43ff0c18 5631 #define ENET_ATINC_INC(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATINC_INC_SHIFT))&ENET_ATINC_INC_MASK)
mbed_official 146:f64d43ff0c18 5632 #define ENET_ATINC_INC_CORR_MASK 0x7F00u
mbed_official 146:f64d43ff0c18 5633 #define ENET_ATINC_INC_CORR_SHIFT 8
mbed_official 146:f64d43ff0c18 5634 #define ENET_ATINC_INC_CORR(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATINC_INC_CORR_SHIFT))&ENET_ATINC_INC_CORR_MASK)
mbed_official 146:f64d43ff0c18 5635 /* ATSTMP Bit Fields */
mbed_official 146:f64d43ff0c18 5636 #define ENET_ATSTMP_TIMESTAMP_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5637 #define ENET_ATSTMP_TIMESTAMP_SHIFT 0
mbed_official 146:f64d43ff0c18 5638 #define ENET_ATSTMP_TIMESTAMP(x) (((uint32_t)(((uint32_t)(x))<<ENET_ATSTMP_TIMESTAMP_SHIFT))&ENET_ATSTMP_TIMESTAMP_MASK)
mbed_official 146:f64d43ff0c18 5639 /* TGSR Bit Fields */
mbed_official 146:f64d43ff0c18 5640 #define ENET_TGSR_TF0_MASK 0x1u
mbed_official 146:f64d43ff0c18 5641 #define ENET_TGSR_TF0_SHIFT 0
mbed_official 146:f64d43ff0c18 5642 #define ENET_TGSR_TF1_MASK 0x2u
mbed_official 146:f64d43ff0c18 5643 #define ENET_TGSR_TF1_SHIFT 1
mbed_official 146:f64d43ff0c18 5644 #define ENET_TGSR_TF2_MASK 0x4u
mbed_official 146:f64d43ff0c18 5645 #define ENET_TGSR_TF2_SHIFT 2
mbed_official 146:f64d43ff0c18 5646 #define ENET_TGSR_TF3_MASK 0x8u
mbed_official 146:f64d43ff0c18 5647 #define ENET_TGSR_TF3_SHIFT 3
mbed_official 146:f64d43ff0c18 5648 /* TCSR Bit Fields */
mbed_official 146:f64d43ff0c18 5649 #define ENET_TCSR_TDRE_MASK 0x1u
mbed_official 146:f64d43ff0c18 5650 #define ENET_TCSR_TDRE_SHIFT 0
mbed_official 146:f64d43ff0c18 5651 #define ENET_TCSR_TMODE_MASK 0x3Cu
mbed_official 146:f64d43ff0c18 5652 #define ENET_TCSR_TMODE_SHIFT 2
mbed_official 146:f64d43ff0c18 5653 #define ENET_TCSR_TMODE(x) (((uint32_t)(((uint32_t)(x))<<ENET_TCSR_TMODE_SHIFT))&ENET_TCSR_TMODE_MASK)
mbed_official 146:f64d43ff0c18 5654 #define ENET_TCSR_TIE_MASK 0x40u
mbed_official 146:f64d43ff0c18 5655 #define ENET_TCSR_TIE_SHIFT 6
mbed_official 146:f64d43ff0c18 5656 #define ENET_TCSR_TF_MASK 0x80u
mbed_official 146:f64d43ff0c18 5657 #define ENET_TCSR_TF_SHIFT 7
mbed_official 146:f64d43ff0c18 5658 /* TCCR Bit Fields */
mbed_official 146:f64d43ff0c18 5659 #define ENET_TCCR_TCC_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 5660 #define ENET_TCCR_TCC_SHIFT 0
mbed_official 146:f64d43ff0c18 5661 #define ENET_TCCR_TCC(x) (((uint32_t)(((uint32_t)(x))<<ENET_TCCR_TCC_SHIFT))&ENET_TCCR_TCC_MASK)
mbed_official 146:f64d43ff0c18 5662
mbed_official 146:f64d43ff0c18 5663 /*!
mbed_official 146:f64d43ff0c18 5664 * @}
mbed_official 146:f64d43ff0c18 5665 */ /* end of group ENET_Register_Masks */
mbed_official 146:f64d43ff0c18 5666
mbed_official 146:f64d43ff0c18 5667
mbed_official 146:f64d43ff0c18 5668 /* ENET - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 5669 /** Peripheral ENET base address */
mbed_official 146:f64d43ff0c18 5670 #define ENET_BASE (0x400C0000u)
mbed_official 146:f64d43ff0c18 5671 /** Peripheral ENET base pointer */
mbed_official 146:f64d43ff0c18 5672 #define ENET ((ENET_Type *)ENET_BASE)
mbed_official 146:f64d43ff0c18 5673 #define ENET_BASE_PTR (ENET)
mbed_official 324:406fd2029f23 5674 /** Array initializer of ENET peripheral base addresses */
mbed_official 324:406fd2029f23 5675 #define ENET_BASE_ADDRS { ENET_BASE }
mbed_official 146:f64d43ff0c18 5676 /** Array initializer of ENET peripheral base pointers */
mbed_official 324:406fd2029f23 5677 #define ENET_BASE_PTRS { ENET }
mbed_official 324:406fd2029f23 5678 /** Interrupt vectors for the ENET peripheral type */
mbed_official 324:406fd2029f23 5679 #define ENET_Transmit_IRQS { ENET_Transmit_IRQn }
mbed_official 324:406fd2029f23 5680 #define ENET_Receive_IRQS { ENET_Receive_IRQn }
mbed_official 324:406fd2029f23 5681 #define ENET_Error_IRQS { ENET_Error_IRQn }
mbed_official 324:406fd2029f23 5682 #define ENET_1588_Timer_IRQS { ENET_1588_Timer_IRQn }
mbed_official 146:f64d43ff0c18 5683
mbed_official 146:f64d43ff0c18 5684 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5685 -- ENET - Register accessor macros
mbed_official 146:f64d43ff0c18 5686 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5687
mbed_official 146:f64d43ff0c18 5688 /*!
mbed_official 146:f64d43ff0c18 5689 * @addtogroup ENET_Register_Accessor_Macros ENET - Register accessor macros
mbed_official 146:f64d43ff0c18 5690 * @{
mbed_official 146:f64d43ff0c18 5691 */
mbed_official 146:f64d43ff0c18 5692
mbed_official 146:f64d43ff0c18 5693
mbed_official 146:f64d43ff0c18 5694 /* ENET - Register instance definitions */
mbed_official 146:f64d43ff0c18 5695 /* ENET */
mbed_official 146:f64d43ff0c18 5696 #define ENET_EIR ENET_EIR_REG(ENET)
mbed_official 146:f64d43ff0c18 5697 #define ENET_EIMR ENET_EIMR_REG(ENET)
mbed_official 146:f64d43ff0c18 5698 #define ENET_RDAR ENET_RDAR_REG(ENET)
mbed_official 146:f64d43ff0c18 5699 #define ENET_TDAR ENET_TDAR_REG(ENET)
mbed_official 146:f64d43ff0c18 5700 #define ENET_ECR ENET_ECR_REG(ENET)
mbed_official 146:f64d43ff0c18 5701 #define ENET_MMFR ENET_MMFR_REG(ENET)
mbed_official 146:f64d43ff0c18 5702 #define ENET_MSCR ENET_MSCR_REG(ENET)
mbed_official 146:f64d43ff0c18 5703 #define ENET_MIBC ENET_MIBC_REG(ENET)
mbed_official 146:f64d43ff0c18 5704 #define ENET_RCR ENET_RCR_REG(ENET)
mbed_official 146:f64d43ff0c18 5705 #define ENET_TCR ENET_TCR_REG(ENET)
mbed_official 146:f64d43ff0c18 5706 #define ENET_PALR ENET_PALR_REG(ENET)
mbed_official 146:f64d43ff0c18 5707 #define ENET_PAUR ENET_PAUR_REG(ENET)
mbed_official 146:f64d43ff0c18 5708 #define ENET_OPD ENET_OPD_REG(ENET)
mbed_official 146:f64d43ff0c18 5709 #define ENET_IAUR ENET_IAUR_REG(ENET)
mbed_official 146:f64d43ff0c18 5710 #define ENET_IALR ENET_IALR_REG(ENET)
mbed_official 146:f64d43ff0c18 5711 #define ENET_GAUR ENET_GAUR_REG(ENET)
mbed_official 146:f64d43ff0c18 5712 #define ENET_GALR ENET_GALR_REG(ENET)
mbed_official 146:f64d43ff0c18 5713 #define ENET_TFWR ENET_TFWR_REG(ENET)
mbed_official 146:f64d43ff0c18 5714 #define ENET_RDSR ENET_RDSR_REG(ENET)
mbed_official 146:f64d43ff0c18 5715 #define ENET_TDSR ENET_TDSR_REG(ENET)
mbed_official 146:f64d43ff0c18 5716 #define ENET_MRBR ENET_MRBR_REG(ENET)
mbed_official 146:f64d43ff0c18 5717 #define ENET_RSFL ENET_RSFL_REG(ENET)
mbed_official 146:f64d43ff0c18 5718 #define ENET_RSEM ENET_RSEM_REG(ENET)
mbed_official 146:f64d43ff0c18 5719 #define ENET_RAEM ENET_RAEM_REG(ENET)
mbed_official 146:f64d43ff0c18 5720 #define ENET_RAFL ENET_RAFL_REG(ENET)
mbed_official 146:f64d43ff0c18 5721 #define ENET_TSEM ENET_TSEM_REG(ENET)
mbed_official 146:f64d43ff0c18 5722 #define ENET_TAEM ENET_TAEM_REG(ENET)
mbed_official 146:f64d43ff0c18 5723 #define ENET_TAFL ENET_TAFL_REG(ENET)
mbed_official 146:f64d43ff0c18 5724 #define ENET_TIPG ENET_TIPG_REG(ENET)
mbed_official 146:f64d43ff0c18 5725 #define ENET_FTRL ENET_FTRL_REG(ENET)
mbed_official 146:f64d43ff0c18 5726 #define ENET_TACC ENET_TACC_REG(ENET)
mbed_official 146:f64d43ff0c18 5727 #define ENET_RACC ENET_RACC_REG(ENET)
mbed_official 146:f64d43ff0c18 5728 #define ENET_RMON_T_PACKETS ENET_RMON_T_PACKETS_REG(ENET)
mbed_official 146:f64d43ff0c18 5729 #define ENET_RMON_T_BC_PKT ENET_RMON_T_BC_PKT_REG(ENET)
mbed_official 146:f64d43ff0c18 5730 #define ENET_RMON_T_MC_PKT ENET_RMON_T_MC_PKT_REG(ENET)
mbed_official 146:f64d43ff0c18 5731 #define ENET_RMON_T_CRC_ALIGN ENET_RMON_T_CRC_ALIGN_REG(ENET)
mbed_official 146:f64d43ff0c18 5732 #define ENET_RMON_T_UNDERSIZE ENET_RMON_T_UNDERSIZE_REG(ENET)
mbed_official 146:f64d43ff0c18 5733 #define ENET_RMON_T_OVERSIZE ENET_RMON_T_OVERSIZE_REG(ENET)
mbed_official 146:f64d43ff0c18 5734 #define ENET_RMON_T_FRAG ENET_RMON_T_FRAG_REG(ENET)
mbed_official 146:f64d43ff0c18 5735 #define ENET_RMON_T_JAB ENET_RMON_T_JAB_REG(ENET)
mbed_official 146:f64d43ff0c18 5736 #define ENET_RMON_T_COL ENET_RMON_T_COL_REG(ENET)
mbed_official 146:f64d43ff0c18 5737 #define ENET_RMON_T_P64 ENET_RMON_T_P64_REG(ENET)
mbed_official 146:f64d43ff0c18 5738 #define ENET_RMON_T_P65TO127 ENET_RMON_T_P65TO127_REG(ENET)
mbed_official 146:f64d43ff0c18 5739 #define ENET_RMON_T_P128TO255 ENET_RMON_T_P128TO255_REG(ENET)
mbed_official 146:f64d43ff0c18 5740 #define ENET_RMON_T_P256TO511 ENET_RMON_T_P256TO511_REG(ENET)
mbed_official 146:f64d43ff0c18 5741 #define ENET_RMON_T_P512TO1023 ENET_RMON_T_P512TO1023_REG(ENET)
mbed_official 146:f64d43ff0c18 5742 #define ENET_RMON_T_P1024TO2047 ENET_RMON_T_P1024TO2047_REG(ENET)
mbed_official 146:f64d43ff0c18 5743 #define ENET_RMON_T_P_GTE2048 ENET_RMON_T_P_GTE2048_REG(ENET)
mbed_official 146:f64d43ff0c18 5744 #define ENET_RMON_T_OCTETS ENET_RMON_T_OCTETS_REG(ENET)
mbed_official 146:f64d43ff0c18 5745 #define ENET_IEEE_T_FRAME_OK ENET_IEEE_T_FRAME_OK_REG(ENET)
mbed_official 146:f64d43ff0c18 5746 #define ENET_IEEE_T_1COL ENET_IEEE_T_1COL_REG(ENET)
mbed_official 146:f64d43ff0c18 5747 #define ENET_IEEE_T_MCOL ENET_IEEE_T_MCOL_REG(ENET)
mbed_official 146:f64d43ff0c18 5748 #define ENET_IEEE_T_DEF ENET_IEEE_T_DEF_REG(ENET)
mbed_official 146:f64d43ff0c18 5749 #define ENET_IEEE_T_LCOL ENET_IEEE_T_LCOL_REG(ENET)
mbed_official 146:f64d43ff0c18 5750 #define ENET_IEEE_T_EXCOL ENET_IEEE_T_EXCOL_REG(ENET)
mbed_official 146:f64d43ff0c18 5751 #define ENET_IEEE_T_MACERR ENET_IEEE_T_MACERR_REG(ENET)
mbed_official 146:f64d43ff0c18 5752 #define ENET_IEEE_T_CSERR ENET_IEEE_T_CSERR_REG(ENET)
mbed_official 146:f64d43ff0c18 5753 #define ENET_IEEE_T_FDXFC ENET_IEEE_T_FDXFC_REG(ENET)
mbed_official 146:f64d43ff0c18 5754 #define ENET_IEEE_T_OCTETS_OK ENET_IEEE_T_OCTETS_OK_REG(ENET)
mbed_official 146:f64d43ff0c18 5755 #define ENET_RMON_R_PACKETS ENET_RMON_R_PACKETS_REG(ENET)
mbed_official 146:f64d43ff0c18 5756 #define ENET_RMON_R_BC_PKT ENET_RMON_R_BC_PKT_REG(ENET)
mbed_official 146:f64d43ff0c18 5757 #define ENET_RMON_R_MC_PKT ENET_RMON_R_MC_PKT_REG(ENET)
mbed_official 146:f64d43ff0c18 5758 #define ENET_RMON_R_CRC_ALIGN ENET_RMON_R_CRC_ALIGN_REG(ENET)
mbed_official 146:f64d43ff0c18 5759 #define ENET_RMON_R_UNDERSIZE ENET_RMON_R_UNDERSIZE_REG(ENET)
mbed_official 146:f64d43ff0c18 5760 #define ENET_RMON_R_OVERSIZE ENET_RMON_R_OVERSIZE_REG(ENET)
mbed_official 146:f64d43ff0c18 5761 #define ENET_RMON_R_FRAG ENET_RMON_R_FRAG_REG(ENET)
mbed_official 146:f64d43ff0c18 5762 #define ENET_RMON_R_JAB ENET_RMON_R_JAB_REG(ENET)
mbed_official 146:f64d43ff0c18 5763 #define ENET_RMON_R_P64 ENET_RMON_R_P64_REG(ENET)
mbed_official 146:f64d43ff0c18 5764 #define ENET_RMON_R_P65TO127 ENET_RMON_R_P65TO127_REG(ENET)
mbed_official 146:f64d43ff0c18 5765 #define ENET_RMON_R_P128TO255 ENET_RMON_R_P128TO255_REG(ENET)
mbed_official 146:f64d43ff0c18 5766 #define ENET_RMON_R_P256TO511 ENET_RMON_R_P256TO511_REG(ENET)
mbed_official 146:f64d43ff0c18 5767 #define ENET_RMON_R_P512TO1023 ENET_RMON_R_P512TO1023_REG(ENET)
mbed_official 146:f64d43ff0c18 5768 #define ENET_RMON_R_P1024TO2047 ENET_RMON_R_P1024TO2047_REG(ENET)
mbed_official 146:f64d43ff0c18 5769 #define ENET_RMON_R_P_GTE2048 ENET_RMON_R_P_GTE2048_REG(ENET)
mbed_official 146:f64d43ff0c18 5770 #define ENET_RMON_R_OCTETS ENET_RMON_R_OCTETS_REG(ENET)
mbed_official 324:406fd2029f23 5771 #define ENET_IEEE_R_DROP ENET_IEEE_R_DROP_REG(ENET)
mbed_official 324:406fd2029f23 5772 #define ENET_IEEE_R_FRAME_OK ENET_IEEE_R_FRAME_OK_REG(ENET)
mbed_official 146:f64d43ff0c18 5773 #define ENET_IEEE_R_CRC ENET_IEEE_R_CRC_REG(ENET)
mbed_official 146:f64d43ff0c18 5774 #define ENET_IEEE_R_ALIGN ENET_IEEE_R_ALIGN_REG(ENET)
mbed_official 146:f64d43ff0c18 5775 #define ENET_IEEE_R_MACERR ENET_IEEE_R_MACERR_REG(ENET)
mbed_official 146:f64d43ff0c18 5776 #define ENET_IEEE_R_FDXFC ENET_IEEE_R_FDXFC_REG(ENET)
mbed_official 146:f64d43ff0c18 5777 #define ENET_IEEE_R_OCTETS_OK ENET_IEEE_R_OCTETS_OK_REG(ENET)
mbed_official 146:f64d43ff0c18 5778 #define ENET_ATCR ENET_ATCR_REG(ENET)
mbed_official 146:f64d43ff0c18 5779 #define ENET_ATVR ENET_ATVR_REG(ENET)
mbed_official 146:f64d43ff0c18 5780 #define ENET_ATOFF ENET_ATOFF_REG(ENET)
mbed_official 146:f64d43ff0c18 5781 #define ENET_ATPER ENET_ATPER_REG(ENET)
mbed_official 146:f64d43ff0c18 5782 #define ENET_ATCOR ENET_ATCOR_REG(ENET)
mbed_official 146:f64d43ff0c18 5783 #define ENET_ATINC ENET_ATINC_REG(ENET)
mbed_official 146:f64d43ff0c18 5784 #define ENET_ATSTMP ENET_ATSTMP_REG(ENET)
mbed_official 146:f64d43ff0c18 5785 #define ENET_TGSR ENET_TGSR_REG(ENET)
mbed_official 146:f64d43ff0c18 5786 #define ENET_TCSR0 ENET_TCSR_REG(ENET,0)
mbed_official 146:f64d43ff0c18 5787 #define ENET_TCCR0 ENET_TCCR_REG(ENET,0)
mbed_official 146:f64d43ff0c18 5788 #define ENET_TCSR1 ENET_TCSR_REG(ENET,1)
mbed_official 146:f64d43ff0c18 5789 #define ENET_TCCR1 ENET_TCCR_REG(ENET,1)
mbed_official 146:f64d43ff0c18 5790 #define ENET_TCSR2 ENET_TCSR_REG(ENET,2)
mbed_official 146:f64d43ff0c18 5791 #define ENET_TCCR2 ENET_TCCR_REG(ENET,2)
mbed_official 146:f64d43ff0c18 5792 #define ENET_TCSR3 ENET_TCSR_REG(ENET,3)
mbed_official 146:f64d43ff0c18 5793 #define ENET_TCCR3 ENET_TCCR_REG(ENET,3)
mbed_official 146:f64d43ff0c18 5794
mbed_official 146:f64d43ff0c18 5795 /* ENET - Register array accessors */
mbed_official 146:f64d43ff0c18 5796 #define ENET_TCSR(index) ENET_TCSR_REG(ENET,index)
mbed_official 146:f64d43ff0c18 5797 #define ENET_TCCR(index) ENET_TCCR_REG(ENET,index)
mbed_official 146:f64d43ff0c18 5798
mbed_official 146:f64d43ff0c18 5799 /*!
mbed_official 146:f64d43ff0c18 5800 * @}
mbed_official 146:f64d43ff0c18 5801 */ /* end of group ENET_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 5802
mbed_official 146:f64d43ff0c18 5803
mbed_official 146:f64d43ff0c18 5804 /*!
mbed_official 146:f64d43ff0c18 5805 * @}
mbed_official 146:f64d43ff0c18 5806 */ /* end of group ENET_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 5807
mbed_official 146:f64d43ff0c18 5808
mbed_official 146:f64d43ff0c18 5809 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5810 -- EWM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 5811 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5812
mbed_official 146:f64d43ff0c18 5813 /*!
mbed_official 146:f64d43ff0c18 5814 * @addtogroup EWM_Peripheral_Access_Layer EWM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 5815 * @{
mbed_official 146:f64d43ff0c18 5816 */
mbed_official 146:f64d43ff0c18 5817
mbed_official 146:f64d43ff0c18 5818 /** EWM - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 5819 typedef struct {
mbed_official 146:f64d43ff0c18 5820 __IO uint8_t CTRL; /**< Control Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 5821 __O uint8_t SERV; /**< Service Register, offset: 0x1 */
mbed_official 146:f64d43ff0c18 5822 __IO uint8_t CMPL; /**< Compare Low Register, offset: 0x2 */
mbed_official 146:f64d43ff0c18 5823 __IO uint8_t CMPH; /**< Compare High Register, offset: 0x3 */
mbed_official 146:f64d43ff0c18 5824 } EWM_Type, *EWM_MemMapPtr;
mbed_official 146:f64d43ff0c18 5825
mbed_official 146:f64d43ff0c18 5826 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5827 -- EWM - Register accessor macros
mbed_official 146:f64d43ff0c18 5828 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5829
mbed_official 146:f64d43ff0c18 5830 /*!
mbed_official 146:f64d43ff0c18 5831 * @addtogroup EWM_Register_Accessor_Macros EWM - Register accessor macros
mbed_official 146:f64d43ff0c18 5832 * @{
mbed_official 146:f64d43ff0c18 5833 */
mbed_official 146:f64d43ff0c18 5834
mbed_official 146:f64d43ff0c18 5835
mbed_official 146:f64d43ff0c18 5836 /* EWM - Register accessors */
mbed_official 146:f64d43ff0c18 5837 #define EWM_CTRL_REG(base) ((base)->CTRL)
mbed_official 146:f64d43ff0c18 5838 #define EWM_SERV_REG(base) ((base)->SERV)
mbed_official 146:f64d43ff0c18 5839 #define EWM_CMPL_REG(base) ((base)->CMPL)
mbed_official 146:f64d43ff0c18 5840 #define EWM_CMPH_REG(base) ((base)->CMPH)
mbed_official 146:f64d43ff0c18 5841
mbed_official 146:f64d43ff0c18 5842 /*!
mbed_official 146:f64d43ff0c18 5843 * @}
mbed_official 146:f64d43ff0c18 5844 */ /* end of group EWM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 5845
mbed_official 146:f64d43ff0c18 5846
mbed_official 146:f64d43ff0c18 5847 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5848 -- EWM Register Masks
mbed_official 146:f64d43ff0c18 5849 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5850
mbed_official 146:f64d43ff0c18 5851 /*!
mbed_official 146:f64d43ff0c18 5852 * @addtogroup EWM_Register_Masks EWM Register Masks
mbed_official 146:f64d43ff0c18 5853 * @{
mbed_official 146:f64d43ff0c18 5854 */
mbed_official 146:f64d43ff0c18 5855
mbed_official 146:f64d43ff0c18 5856 /* CTRL Bit Fields */
mbed_official 146:f64d43ff0c18 5857 #define EWM_CTRL_EWMEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 5858 #define EWM_CTRL_EWMEN_SHIFT 0
mbed_official 146:f64d43ff0c18 5859 #define EWM_CTRL_ASSIN_MASK 0x2u
mbed_official 146:f64d43ff0c18 5860 #define EWM_CTRL_ASSIN_SHIFT 1
mbed_official 146:f64d43ff0c18 5861 #define EWM_CTRL_INEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 5862 #define EWM_CTRL_INEN_SHIFT 2
mbed_official 146:f64d43ff0c18 5863 #define EWM_CTRL_INTEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 5864 #define EWM_CTRL_INTEN_SHIFT 3
mbed_official 146:f64d43ff0c18 5865 /* SERV Bit Fields */
mbed_official 146:f64d43ff0c18 5866 #define EWM_SERV_SERVICE_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5867 #define EWM_SERV_SERVICE_SHIFT 0
mbed_official 146:f64d43ff0c18 5868 #define EWM_SERV_SERVICE(x) (((uint8_t)(((uint8_t)(x))<<EWM_SERV_SERVICE_SHIFT))&EWM_SERV_SERVICE_MASK)
mbed_official 146:f64d43ff0c18 5869 /* CMPL Bit Fields */
mbed_official 146:f64d43ff0c18 5870 #define EWM_CMPL_COMPAREL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5871 #define EWM_CMPL_COMPAREL_SHIFT 0
mbed_official 146:f64d43ff0c18 5872 #define EWM_CMPL_COMPAREL(x) (((uint8_t)(((uint8_t)(x))<<EWM_CMPL_COMPAREL_SHIFT))&EWM_CMPL_COMPAREL_MASK)
mbed_official 146:f64d43ff0c18 5873 /* CMPH Bit Fields */
mbed_official 146:f64d43ff0c18 5874 #define EWM_CMPH_COMPAREH_MASK 0xFFu
mbed_official 146:f64d43ff0c18 5875 #define EWM_CMPH_COMPAREH_SHIFT 0
mbed_official 146:f64d43ff0c18 5876 #define EWM_CMPH_COMPAREH(x) (((uint8_t)(((uint8_t)(x))<<EWM_CMPH_COMPAREH_SHIFT))&EWM_CMPH_COMPAREH_MASK)
mbed_official 146:f64d43ff0c18 5877
mbed_official 146:f64d43ff0c18 5878 /*!
mbed_official 146:f64d43ff0c18 5879 * @}
mbed_official 146:f64d43ff0c18 5880 */ /* end of group EWM_Register_Masks */
mbed_official 146:f64d43ff0c18 5881
mbed_official 146:f64d43ff0c18 5882
mbed_official 146:f64d43ff0c18 5883 /* EWM - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 5884 /** Peripheral EWM base address */
mbed_official 146:f64d43ff0c18 5885 #define EWM_BASE (0x40061000u)
mbed_official 146:f64d43ff0c18 5886 /** Peripheral EWM base pointer */
mbed_official 146:f64d43ff0c18 5887 #define EWM ((EWM_Type *)EWM_BASE)
mbed_official 146:f64d43ff0c18 5888 #define EWM_BASE_PTR (EWM)
mbed_official 324:406fd2029f23 5889 /** Array initializer of EWM peripheral base addresses */
mbed_official 324:406fd2029f23 5890 #define EWM_BASE_ADDRS { EWM_BASE }
mbed_official 146:f64d43ff0c18 5891 /** Array initializer of EWM peripheral base pointers */
mbed_official 324:406fd2029f23 5892 #define EWM_BASE_PTRS { EWM }
mbed_official 324:406fd2029f23 5893 /** Interrupt vectors for the EWM peripheral type */
mbed_official 324:406fd2029f23 5894 #define EWM_IRQS { Watchdog_IRQn }
mbed_official 146:f64d43ff0c18 5895
mbed_official 146:f64d43ff0c18 5896 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5897 -- EWM - Register accessor macros
mbed_official 146:f64d43ff0c18 5898 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5899
mbed_official 146:f64d43ff0c18 5900 /*!
mbed_official 146:f64d43ff0c18 5901 * @addtogroup EWM_Register_Accessor_Macros EWM - Register accessor macros
mbed_official 146:f64d43ff0c18 5902 * @{
mbed_official 146:f64d43ff0c18 5903 */
mbed_official 146:f64d43ff0c18 5904
mbed_official 146:f64d43ff0c18 5905
mbed_official 146:f64d43ff0c18 5906 /* EWM - Register instance definitions */
mbed_official 146:f64d43ff0c18 5907 /* EWM */
mbed_official 146:f64d43ff0c18 5908 #define EWM_CTRL EWM_CTRL_REG(EWM)
mbed_official 146:f64d43ff0c18 5909 #define EWM_SERV EWM_SERV_REG(EWM)
mbed_official 146:f64d43ff0c18 5910 #define EWM_CMPL EWM_CMPL_REG(EWM)
mbed_official 146:f64d43ff0c18 5911 #define EWM_CMPH EWM_CMPH_REG(EWM)
mbed_official 146:f64d43ff0c18 5912
mbed_official 146:f64d43ff0c18 5913 /*!
mbed_official 146:f64d43ff0c18 5914 * @}
mbed_official 146:f64d43ff0c18 5915 */ /* end of group EWM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 5916
mbed_official 146:f64d43ff0c18 5917
mbed_official 146:f64d43ff0c18 5918 /*!
mbed_official 146:f64d43ff0c18 5919 * @}
mbed_official 146:f64d43ff0c18 5920 */ /* end of group EWM_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 5921
mbed_official 146:f64d43ff0c18 5922
mbed_official 146:f64d43ff0c18 5923 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5924 -- FB Peripheral Access Layer
mbed_official 146:f64d43ff0c18 5925 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5926
mbed_official 146:f64d43ff0c18 5927 /*!
mbed_official 146:f64d43ff0c18 5928 * @addtogroup FB_Peripheral_Access_Layer FB Peripheral Access Layer
mbed_official 146:f64d43ff0c18 5929 * @{
mbed_official 146:f64d43ff0c18 5930 */
mbed_official 146:f64d43ff0c18 5931
mbed_official 146:f64d43ff0c18 5932 /** FB - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 5933 typedef struct {
mbed_official 146:f64d43ff0c18 5934 struct { /* offset: 0x0, array step: 0xC */
mbed_official 146:f64d43ff0c18 5935 __IO uint32_t CSAR; /**< Chip Select Address Register, array offset: 0x0, array step: 0xC */
mbed_official 146:f64d43ff0c18 5936 __IO uint32_t CSMR; /**< Chip Select Mask Register, array offset: 0x4, array step: 0xC */
mbed_official 146:f64d43ff0c18 5937 __IO uint32_t CSCR; /**< Chip Select Control Register, array offset: 0x8, array step: 0xC */
mbed_official 146:f64d43ff0c18 5938 } CS[6];
mbed_official 146:f64d43ff0c18 5939 uint8_t RESERVED_0[24];
mbed_official 146:f64d43ff0c18 5940 __IO uint32_t CSPMCR; /**< Chip Select port Multiplexing Control Register, offset: 0x60 */
mbed_official 146:f64d43ff0c18 5941 } FB_Type, *FB_MemMapPtr;
mbed_official 146:f64d43ff0c18 5942
mbed_official 146:f64d43ff0c18 5943 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5944 -- FB - Register accessor macros
mbed_official 146:f64d43ff0c18 5945 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5946
mbed_official 146:f64d43ff0c18 5947 /*!
mbed_official 146:f64d43ff0c18 5948 * @addtogroup FB_Register_Accessor_Macros FB - Register accessor macros
mbed_official 146:f64d43ff0c18 5949 * @{
mbed_official 146:f64d43ff0c18 5950 */
mbed_official 146:f64d43ff0c18 5951
mbed_official 146:f64d43ff0c18 5952
mbed_official 146:f64d43ff0c18 5953 /* FB - Register accessors */
mbed_official 146:f64d43ff0c18 5954 #define FB_CSAR_REG(base,index) ((base)->CS[index].CSAR)
mbed_official 146:f64d43ff0c18 5955 #define FB_CSMR_REG(base,index) ((base)->CS[index].CSMR)
mbed_official 146:f64d43ff0c18 5956 #define FB_CSCR_REG(base,index) ((base)->CS[index].CSCR)
mbed_official 146:f64d43ff0c18 5957 #define FB_CSPMCR_REG(base) ((base)->CSPMCR)
mbed_official 146:f64d43ff0c18 5958
mbed_official 146:f64d43ff0c18 5959 /*!
mbed_official 146:f64d43ff0c18 5960 * @}
mbed_official 146:f64d43ff0c18 5961 */ /* end of group FB_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 5962
mbed_official 146:f64d43ff0c18 5963
mbed_official 146:f64d43ff0c18 5964 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 5965 -- FB Register Masks
mbed_official 146:f64d43ff0c18 5966 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 5967
mbed_official 146:f64d43ff0c18 5968 /*!
mbed_official 146:f64d43ff0c18 5969 * @addtogroup FB_Register_Masks FB Register Masks
mbed_official 146:f64d43ff0c18 5970 * @{
mbed_official 146:f64d43ff0c18 5971 */
mbed_official 146:f64d43ff0c18 5972
mbed_official 146:f64d43ff0c18 5973 /* CSAR Bit Fields */
mbed_official 146:f64d43ff0c18 5974 #define FB_CSAR_BA_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 5975 #define FB_CSAR_BA_SHIFT 16
mbed_official 146:f64d43ff0c18 5976 #define FB_CSAR_BA(x) (((uint32_t)(((uint32_t)(x))<<FB_CSAR_BA_SHIFT))&FB_CSAR_BA_MASK)
mbed_official 146:f64d43ff0c18 5977 /* CSMR Bit Fields */
mbed_official 146:f64d43ff0c18 5978 #define FB_CSMR_V_MASK 0x1u
mbed_official 146:f64d43ff0c18 5979 #define FB_CSMR_V_SHIFT 0
mbed_official 146:f64d43ff0c18 5980 #define FB_CSMR_WP_MASK 0x100u
mbed_official 146:f64d43ff0c18 5981 #define FB_CSMR_WP_SHIFT 8
mbed_official 146:f64d43ff0c18 5982 #define FB_CSMR_BAM_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 5983 #define FB_CSMR_BAM_SHIFT 16
mbed_official 146:f64d43ff0c18 5984 #define FB_CSMR_BAM(x) (((uint32_t)(((uint32_t)(x))<<FB_CSMR_BAM_SHIFT))&FB_CSMR_BAM_MASK)
mbed_official 146:f64d43ff0c18 5985 /* CSCR Bit Fields */
mbed_official 146:f64d43ff0c18 5986 #define FB_CSCR_BSTW_MASK 0x8u
mbed_official 146:f64d43ff0c18 5987 #define FB_CSCR_BSTW_SHIFT 3
mbed_official 146:f64d43ff0c18 5988 #define FB_CSCR_BSTR_MASK 0x10u
mbed_official 146:f64d43ff0c18 5989 #define FB_CSCR_BSTR_SHIFT 4
mbed_official 146:f64d43ff0c18 5990 #define FB_CSCR_BEM_MASK 0x20u
mbed_official 146:f64d43ff0c18 5991 #define FB_CSCR_BEM_SHIFT 5
mbed_official 146:f64d43ff0c18 5992 #define FB_CSCR_PS_MASK 0xC0u
mbed_official 146:f64d43ff0c18 5993 #define FB_CSCR_PS_SHIFT 6
mbed_official 146:f64d43ff0c18 5994 #define FB_CSCR_PS(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_PS_SHIFT))&FB_CSCR_PS_MASK)
mbed_official 146:f64d43ff0c18 5995 #define FB_CSCR_AA_MASK 0x100u
mbed_official 146:f64d43ff0c18 5996 #define FB_CSCR_AA_SHIFT 8
mbed_official 146:f64d43ff0c18 5997 #define FB_CSCR_BLS_MASK 0x200u
mbed_official 146:f64d43ff0c18 5998 #define FB_CSCR_BLS_SHIFT 9
mbed_official 146:f64d43ff0c18 5999 #define FB_CSCR_WS_MASK 0xFC00u
mbed_official 146:f64d43ff0c18 6000 #define FB_CSCR_WS_SHIFT 10
mbed_official 146:f64d43ff0c18 6001 #define FB_CSCR_WS(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_WS_SHIFT))&FB_CSCR_WS_MASK)
mbed_official 146:f64d43ff0c18 6002 #define FB_CSCR_WRAH_MASK 0x30000u
mbed_official 146:f64d43ff0c18 6003 #define FB_CSCR_WRAH_SHIFT 16
mbed_official 146:f64d43ff0c18 6004 #define FB_CSCR_WRAH(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_WRAH_SHIFT))&FB_CSCR_WRAH_MASK)
mbed_official 146:f64d43ff0c18 6005 #define FB_CSCR_RDAH_MASK 0xC0000u
mbed_official 146:f64d43ff0c18 6006 #define FB_CSCR_RDAH_SHIFT 18
mbed_official 146:f64d43ff0c18 6007 #define FB_CSCR_RDAH(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_RDAH_SHIFT))&FB_CSCR_RDAH_MASK)
mbed_official 146:f64d43ff0c18 6008 #define FB_CSCR_ASET_MASK 0x300000u
mbed_official 146:f64d43ff0c18 6009 #define FB_CSCR_ASET_SHIFT 20
mbed_official 146:f64d43ff0c18 6010 #define FB_CSCR_ASET(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_ASET_SHIFT))&FB_CSCR_ASET_MASK)
mbed_official 146:f64d43ff0c18 6011 #define FB_CSCR_EXTS_MASK 0x400000u
mbed_official 146:f64d43ff0c18 6012 #define FB_CSCR_EXTS_SHIFT 22
mbed_official 146:f64d43ff0c18 6013 #define FB_CSCR_SWSEN_MASK 0x800000u
mbed_official 146:f64d43ff0c18 6014 #define FB_CSCR_SWSEN_SHIFT 23
mbed_official 146:f64d43ff0c18 6015 #define FB_CSCR_SWS_MASK 0xFC000000u
mbed_official 146:f64d43ff0c18 6016 #define FB_CSCR_SWS_SHIFT 26
mbed_official 146:f64d43ff0c18 6017 #define FB_CSCR_SWS(x) (((uint32_t)(((uint32_t)(x))<<FB_CSCR_SWS_SHIFT))&FB_CSCR_SWS_MASK)
mbed_official 146:f64d43ff0c18 6018 /* CSPMCR Bit Fields */
mbed_official 146:f64d43ff0c18 6019 #define FB_CSPMCR_GROUP5_MASK 0xF000u
mbed_official 146:f64d43ff0c18 6020 #define FB_CSPMCR_GROUP5_SHIFT 12
mbed_official 146:f64d43ff0c18 6021 #define FB_CSPMCR_GROUP5(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP5_SHIFT))&FB_CSPMCR_GROUP5_MASK)
mbed_official 146:f64d43ff0c18 6022 #define FB_CSPMCR_GROUP4_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 6023 #define FB_CSPMCR_GROUP4_SHIFT 16
mbed_official 146:f64d43ff0c18 6024 #define FB_CSPMCR_GROUP4(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP4_SHIFT))&FB_CSPMCR_GROUP4_MASK)
mbed_official 146:f64d43ff0c18 6025 #define FB_CSPMCR_GROUP3_MASK 0xF00000u
mbed_official 146:f64d43ff0c18 6026 #define FB_CSPMCR_GROUP3_SHIFT 20
mbed_official 146:f64d43ff0c18 6027 #define FB_CSPMCR_GROUP3(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP3_SHIFT))&FB_CSPMCR_GROUP3_MASK)
mbed_official 146:f64d43ff0c18 6028 #define FB_CSPMCR_GROUP2_MASK 0xF000000u
mbed_official 146:f64d43ff0c18 6029 #define FB_CSPMCR_GROUP2_SHIFT 24
mbed_official 146:f64d43ff0c18 6030 #define FB_CSPMCR_GROUP2(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP2_SHIFT))&FB_CSPMCR_GROUP2_MASK)
mbed_official 146:f64d43ff0c18 6031 #define FB_CSPMCR_GROUP1_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 6032 #define FB_CSPMCR_GROUP1_SHIFT 28
mbed_official 146:f64d43ff0c18 6033 #define FB_CSPMCR_GROUP1(x) (((uint32_t)(((uint32_t)(x))<<FB_CSPMCR_GROUP1_SHIFT))&FB_CSPMCR_GROUP1_MASK)
mbed_official 146:f64d43ff0c18 6034
mbed_official 146:f64d43ff0c18 6035 /*!
mbed_official 146:f64d43ff0c18 6036 * @}
mbed_official 146:f64d43ff0c18 6037 */ /* end of group FB_Register_Masks */
mbed_official 146:f64d43ff0c18 6038
mbed_official 146:f64d43ff0c18 6039
mbed_official 146:f64d43ff0c18 6040 /* FB - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 6041 /** Peripheral FB base address */
mbed_official 146:f64d43ff0c18 6042 #define FB_BASE (0x4000C000u)
mbed_official 146:f64d43ff0c18 6043 /** Peripheral FB base pointer */
mbed_official 146:f64d43ff0c18 6044 #define FB ((FB_Type *)FB_BASE)
mbed_official 146:f64d43ff0c18 6045 #define FB_BASE_PTR (FB)
mbed_official 324:406fd2029f23 6046 /** Array initializer of FB peripheral base addresses */
mbed_official 324:406fd2029f23 6047 #define FB_BASE_ADDRS { FB_BASE }
mbed_official 146:f64d43ff0c18 6048 /** Array initializer of FB peripheral base pointers */
mbed_official 324:406fd2029f23 6049 #define FB_BASE_PTRS { FB }
mbed_official 146:f64d43ff0c18 6050
mbed_official 146:f64d43ff0c18 6051 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6052 -- FB - Register accessor macros
mbed_official 146:f64d43ff0c18 6053 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6054
mbed_official 146:f64d43ff0c18 6055 /*!
mbed_official 146:f64d43ff0c18 6056 * @addtogroup FB_Register_Accessor_Macros FB - Register accessor macros
mbed_official 146:f64d43ff0c18 6057 * @{
mbed_official 146:f64d43ff0c18 6058 */
mbed_official 146:f64d43ff0c18 6059
mbed_official 146:f64d43ff0c18 6060
mbed_official 146:f64d43ff0c18 6061 /* FB - Register instance definitions */
mbed_official 146:f64d43ff0c18 6062 /* FB */
mbed_official 146:f64d43ff0c18 6063 #define FB_CSAR0 FB_CSAR_REG(FB,0)
mbed_official 146:f64d43ff0c18 6064 #define FB_CSMR0 FB_CSMR_REG(FB,0)
mbed_official 146:f64d43ff0c18 6065 #define FB_CSCR0 FB_CSCR_REG(FB,0)
mbed_official 146:f64d43ff0c18 6066 #define FB_CSAR1 FB_CSAR_REG(FB,1)
mbed_official 146:f64d43ff0c18 6067 #define FB_CSMR1 FB_CSMR_REG(FB,1)
mbed_official 146:f64d43ff0c18 6068 #define FB_CSCR1 FB_CSCR_REG(FB,1)
mbed_official 146:f64d43ff0c18 6069 #define FB_CSAR2 FB_CSAR_REG(FB,2)
mbed_official 146:f64d43ff0c18 6070 #define FB_CSMR2 FB_CSMR_REG(FB,2)
mbed_official 146:f64d43ff0c18 6071 #define FB_CSCR2 FB_CSCR_REG(FB,2)
mbed_official 146:f64d43ff0c18 6072 #define FB_CSAR3 FB_CSAR_REG(FB,3)
mbed_official 146:f64d43ff0c18 6073 #define FB_CSMR3 FB_CSMR_REG(FB,3)
mbed_official 146:f64d43ff0c18 6074 #define FB_CSCR3 FB_CSCR_REG(FB,3)
mbed_official 146:f64d43ff0c18 6075 #define FB_CSAR4 FB_CSAR_REG(FB,4)
mbed_official 146:f64d43ff0c18 6076 #define FB_CSMR4 FB_CSMR_REG(FB,4)
mbed_official 146:f64d43ff0c18 6077 #define FB_CSCR4 FB_CSCR_REG(FB,4)
mbed_official 146:f64d43ff0c18 6078 #define FB_CSAR5 FB_CSAR_REG(FB,5)
mbed_official 146:f64d43ff0c18 6079 #define FB_CSMR5 FB_CSMR_REG(FB,5)
mbed_official 146:f64d43ff0c18 6080 #define FB_CSCR5 FB_CSCR_REG(FB,5)
mbed_official 146:f64d43ff0c18 6081 #define FB_CSPMCR FB_CSPMCR_REG(FB)
mbed_official 146:f64d43ff0c18 6082
mbed_official 146:f64d43ff0c18 6083 /* FB - Register array accessors */
mbed_official 146:f64d43ff0c18 6084 #define FB_CSAR(index) FB_CSAR_REG(FB,index)
mbed_official 146:f64d43ff0c18 6085 #define FB_CSMR(index) FB_CSMR_REG(FB,index)
mbed_official 146:f64d43ff0c18 6086 #define FB_CSCR(index) FB_CSCR_REG(FB,index)
mbed_official 146:f64d43ff0c18 6087
mbed_official 146:f64d43ff0c18 6088 /*!
mbed_official 146:f64d43ff0c18 6089 * @}
mbed_official 146:f64d43ff0c18 6090 */ /* end of group FB_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 6091
mbed_official 146:f64d43ff0c18 6092
mbed_official 146:f64d43ff0c18 6093 /*!
mbed_official 146:f64d43ff0c18 6094 * @}
mbed_official 146:f64d43ff0c18 6095 */ /* end of group FB_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 6096
mbed_official 146:f64d43ff0c18 6097
mbed_official 146:f64d43ff0c18 6098 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6099 -- FMC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 6100 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6101
mbed_official 146:f64d43ff0c18 6102 /*!
mbed_official 146:f64d43ff0c18 6103 * @addtogroup FMC_Peripheral_Access_Layer FMC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 6104 * @{
mbed_official 146:f64d43ff0c18 6105 */
mbed_official 146:f64d43ff0c18 6106
mbed_official 146:f64d43ff0c18 6107 /** FMC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 6108 typedef struct {
mbed_official 146:f64d43ff0c18 6109 __IO uint32_t PFAPR; /**< Flash Access Protection Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 6110 __IO uint32_t PFB0CR; /**< Flash Bank 0 Control Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 6111 __IO uint32_t PFB1CR; /**< Flash Bank 1 Control Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 6112 uint8_t RESERVED_0[244];
mbed_official 146:f64d43ff0c18 6113 __IO uint32_t TAGVDW0S[4]; /**< Cache Tag Storage, array offset: 0x100, array step: 0x4 */
mbed_official 146:f64d43ff0c18 6114 __IO uint32_t TAGVDW1S[4]; /**< Cache Tag Storage, array offset: 0x110, array step: 0x4 */
mbed_official 146:f64d43ff0c18 6115 __IO uint32_t TAGVDW2S[4]; /**< Cache Tag Storage, array offset: 0x120, array step: 0x4 */
mbed_official 146:f64d43ff0c18 6116 __IO uint32_t TAGVDW3S[4]; /**< Cache Tag Storage, array offset: 0x130, array step: 0x4 */
mbed_official 146:f64d43ff0c18 6117 uint8_t RESERVED_1[192];
mbed_official 146:f64d43ff0c18 6118 struct { /* offset: 0x200, array step: index*0x20, index2*0x8 */
mbed_official 146:f64d43ff0c18 6119 __IO uint32_t DATA_U; /**< Cache Data Storage (upper word), array offset: 0x200, array step: index*0x20, index2*0x8 */
mbed_official 146:f64d43ff0c18 6120 __IO uint32_t DATA_L; /**< Cache Data Storage (lower word), array offset: 0x204, array step: index*0x20, index2*0x8 */
mbed_official 146:f64d43ff0c18 6121 } SET[4][4];
mbed_official 146:f64d43ff0c18 6122 } FMC_Type, *FMC_MemMapPtr;
mbed_official 146:f64d43ff0c18 6123
mbed_official 146:f64d43ff0c18 6124 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6125 -- FMC - Register accessor macros
mbed_official 146:f64d43ff0c18 6126 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6127
mbed_official 146:f64d43ff0c18 6128 /*!
mbed_official 146:f64d43ff0c18 6129 * @addtogroup FMC_Register_Accessor_Macros FMC - Register accessor macros
mbed_official 146:f64d43ff0c18 6130 * @{
mbed_official 146:f64d43ff0c18 6131 */
mbed_official 146:f64d43ff0c18 6132
mbed_official 146:f64d43ff0c18 6133
mbed_official 146:f64d43ff0c18 6134 /* FMC - Register accessors */
mbed_official 146:f64d43ff0c18 6135 #define FMC_PFAPR_REG(base) ((base)->PFAPR)
mbed_official 146:f64d43ff0c18 6136 #define FMC_PFB0CR_REG(base) ((base)->PFB0CR)
mbed_official 146:f64d43ff0c18 6137 #define FMC_PFB1CR_REG(base) ((base)->PFB1CR)
mbed_official 146:f64d43ff0c18 6138 #define FMC_TAGVDW0S_REG(base,index) ((base)->TAGVDW0S[index])
mbed_official 146:f64d43ff0c18 6139 #define FMC_TAGVDW1S_REG(base,index) ((base)->TAGVDW1S[index])
mbed_official 146:f64d43ff0c18 6140 #define FMC_TAGVDW2S_REG(base,index) ((base)->TAGVDW2S[index])
mbed_official 146:f64d43ff0c18 6141 #define FMC_TAGVDW3S_REG(base,index) ((base)->TAGVDW3S[index])
mbed_official 146:f64d43ff0c18 6142 #define FMC_DATA_U_REG(base,index,index2) ((base)->SET[index][index2].DATA_U)
mbed_official 146:f64d43ff0c18 6143 #define FMC_DATA_L_REG(base,index,index2) ((base)->SET[index][index2].DATA_L)
mbed_official 146:f64d43ff0c18 6144
mbed_official 146:f64d43ff0c18 6145 /*!
mbed_official 146:f64d43ff0c18 6146 * @}
mbed_official 146:f64d43ff0c18 6147 */ /* end of group FMC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 6148
mbed_official 146:f64d43ff0c18 6149
mbed_official 146:f64d43ff0c18 6150 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6151 -- FMC Register Masks
mbed_official 146:f64d43ff0c18 6152 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6153
mbed_official 146:f64d43ff0c18 6154 /*!
mbed_official 146:f64d43ff0c18 6155 * @addtogroup FMC_Register_Masks FMC Register Masks
mbed_official 146:f64d43ff0c18 6156 * @{
mbed_official 146:f64d43ff0c18 6157 */
mbed_official 146:f64d43ff0c18 6158
mbed_official 146:f64d43ff0c18 6159 /* PFAPR Bit Fields */
mbed_official 146:f64d43ff0c18 6160 #define FMC_PFAPR_M0AP_MASK 0x3u
mbed_official 146:f64d43ff0c18 6161 #define FMC_PFAPR_M0AP_SHIFT 0
mbed_official 146:f64d43ff0c18 6162 #define FMC_PFAPR_M0AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M0AP_SHIFT))&FMC_PFAPR_M0AP_MASK)
mbed_official 146:f64d43ff0c18 6163 #define FMC_PFAPR_M1AP_MASK 0xCu
mbed_official 146:f64d43ff0c18 6164 #define FMC_PFAPR_M1AP_SHIFT 2
mbed_official 146:f64d43ff0c18 6165 #define FMC_PFAPR_M1AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M1AP_SHIFT))&FMC_PFAPR_M1AP_MASK)
mbed_official 146:f64d43ff0c18 6166 #define FMC_PFAPR_M2AP_MASK 0x30u
mbed_official 146:f64d43ff0c18 6167 #define FMC_PFAPR_M2AP_SHIFT 4
mbed_official 146:f64d43ff0c18 6168 #define FMC_PFAPR_M2AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M2AP_SHIFT))&FMC_PFAPR_M2AP_MASK)
mbed_official 146:f64d43ff0c18 6169 #define FMC_PFAPR_M3AP_MASK 0xC0u
mbed_official 146:f64d43ff0c18 6170 #define FMC_PFAPR_M3AP_SHIFT 6
mbed_official 146:f64d43ff0c18 6171 #define FMC_PFAPR_M3AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M3AP_SHIFT))&FMC_PFAPR_M3AP_MASK)
mbed_official 146:f64d43ff0c18 6172 #define FMC_PFAPR_M4AP_MASK 0x300u
mbed_official 146:f64d43ff0c18 6173 #define FMC_PFAPR_M4AP_SHIFT 8
mbed_official 146:f64d43ff0c18 6174 #define FMC_PFAPR_M4AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M4AP_SHIFT))&FMC_PFAPR_M4AP_MASK)
mbed_official 146:f64d43ff0c18 6175 #define FMC_PFAPR_M5AP_MASK 0xC00u
mbed_official 146:f64d43ff0c18 6176 #define FMC_PFAPR_M5AP_SHIFT 10
mbed_official 146:f64d43ff0c18 6177 #define FMC_PFAPR_M5AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M5AP_SHIFT))&FMC_PFAPR_M5AP_MASK)
mbed_official 146:f64d43ff0c18 6178 #define FMC_PFAPR_M6AP_MASK 0x3000u
mbed_official 146:f64d43ff0c18 6179 #define FMC_PFAPR_M6AP_SHIFT 12
mbed_official 146:f64d43ff0c18 6180 #define FMC_PFAPR_M6AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M6AP_SHIFT))&FMC_PFAPR_M6AP_MASK)
mbed_official 146:f64d43ff0c18 6181 #define FMC_PFAPR_M7AP_MASK 0xC000u
mbed_official 146:f64d43ff0c18 6182 #define FMC_PFAPR_M7AP_SHIFT 14
mbed_official 146:f64d43ff0c18 6183 #define FMC_PFAPR_M7AP(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFAPR_M7AP_SHIFT))&FMC_PFAPR_M7AP_MASK)
mbed_official 146:f64d43ff0c18 6184 #define FMC_PFAPR_M0PFD_MASK 0x10000u
mbed_official 146:f64d43ff0c18 6185 #define FMC_PFAPR_M0PFD_SHIFT 16
mbed_official 146:f64d43ff0c18 6186 #define FMC_PFAPR_M1PFD_MASK 0x20000u
mbed_official 146:f64d43ff0c18 6187 #define FMC_PFAPR_M1PFD_SHIFT 17
mbed_official 146:f64d43ff0c18 6188 #define FMC_PFAPR_M2PFD_MASK 0x40000u
mbed_official 146:f64d43ff0c18 6189 #define FMC_PFAPR_M2PFD_SHIFT 18
mbed_official 146:f64d43ff0c18 6190 #define FMC_PFAPR_M3PFD_MASK 0x80000u
mbed_official 146:f64d43ff0c18 6191 #define FMC_PFAPR_M3PFD_SHIFT 19
mbed_official 146:f64d43ff0c18 6192 #define FMC_PFAPR_M4PFD_MASK 0x100000u
mbed_official 146:f64d43ff0c18 6193 #define FMC_PFAPR_M4PFD_SHIFT 20
mbed_official 146:f64d43ff0c18 6194 #define FMC_PFAPR_M5PFD_MASK 0x200000u
mbed_official 146:f64d43ff0c18 6195 #define FMC_PFAPR_M5PFD_SHIFT 21
mbed_official 146:f64d43ff0c18 6196 #define FMC_PFAPR_M6PFD_MASK 0x400000u
mbed_official 146:f64d43ff0c18 6197 #define FMC_PFAPR_M6PFD_SHIFT 22
mbed_official 146:f64d43ff0c18 6198 #define FMC_PFAPR_M7PFD_MASK 0x800000u
mbed_official 146:f64d43ff0c18 6199 #define FMC_PFAPR_M7PFD_SHIFT 23
mbed_official 146:f64d43ff0c18 6200 /* PFB0CR Bit Fields */
mbed_official 146:f64d43ff0c18 6201 #define FMC_PFB0CR_B0SEBE_MASK 0x1u
mbed_official 146:f64d43ff0c18 6202 #define FMC_PFB0CR_B0SEBE_SHIFT 0
mbed_official 146:f64d43ff0c18 6203 #define FMC_PFB0CR_B0IPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 6204 #define FMC_PFB0CR_B0IPE_SHIFT 1
mbed_official 146:f64d43ff0c18 6205 #define FMC_PFB0CR_B0DPE_MASK 0x4u
mbed_official 146:f64d43ff0c18 6206 #define FMC_PFB0CR_B0DPE_SHIFT 2
mbed_official 146:f64d43ff0c18 6207 #define FMC_PFB0CR_B0ICE_MASK 0x8u
mbed_official 146:f64d43ff0c18 6208 #define FMC_PFB0CR_B0ICE_SHIFT 3
mbed_official 146:f64d43ff0c18 6209 #define FMC_PFB0CR_B0DCE_MASK 0x10u
mbed_official 146:f64d43ff0c18 6210 #define FMC_PFB0CR_B0DCE_SHIFT 4
mbed_official 146:f64d43ff0c18 6211 #define FMC_PFB0CR_CRC_MASK 0xE0u
mbed_official 146:f64d43ff0c18 6212 #define FMC_PFB0CR_CRC_SHIFT 5
mbed_official 146:f64d43ff0c18 6213 #define FMC_PFB0CR_CRC(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CRC_SHIFT))&FMC_PFB0CR_CRC_MASK)
mbed_official 146:f64d43ff0c18 6214 #define FMC_PFB0CR_B0MW_MASK 0x60000u
mbed_official 146:f64d43ff0c18 6215 #define FMC_PFB0CR_B0MW_SHIFT 17
mbed_official 146:f64d43ff0c18 6216 #define FMC_PFB0CR_B0MW(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_B0MW_SHIFT))&FMC_PFB0CR_B0MW_MASK)
mbed_official 146:f64d43ff0c18 6217 #define FMC_PFB0CR_S_B_INV_MASK 0x80000u
mbed_official 146:f64d43ff0c18 6218 #define FMC_PFB0CR_S_B_INV_SHIFT 19
mbed_official 146:f64d43ff0c18 6219 #define FMC_PFB0CR_CINV_WAY_MASK 0xF00000u
mbed_official 146:f64d43ff0c18 6220 #define FMC_PFB0CR_CINV_WAY_SHIFT 20
mbed_official 146:f64d43ff0c18 6221 #define FMC_PFB0CR_CINV_WAY(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CINV_WAY_SHIFT))&FMC_PFB0CR_CINV_WAY_MASK)
mbed_official 146:f64d43ff0c18 6222 #define FMC_PFB0CR_CLCK_WAY_MASK 0xF000000u
mbed_official 146:f64d43ff0c18 6223 #define FMC_PFB0CR_CLCK_WAY_SHIFT 24
mbed_official 146:f64d43ff0c18 6224 #define FMC_PFB0CR_CLCK_WAY(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_CLCK_WAY_SHIFT))&FMC_PFB0CR_CLCK_WAY_MASK)
mbed_official 146:f64d43ff0c18 6225 #define FMC_PFB0CR_B0RWSC_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 6226 #define FMC_PFB0CR_B0RWSC_SHIFT 28
mbed_official 146:f64d43ff0c18 6227 #define FMC_PFB0CR_B0RWSC(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB0CR_B0RWSC_SHIFT))&FMC_PFB0CR_B0RWSC_MASK)
mbed_official 146:f64d43ff0c18 6228 /* PFB1CR Bit Fields */
mbed_official 146:f64d43ff0c18 6229 #define FMC_PFB1CR_B1SEBE_MASK 0x1u
mbed_official 146:f64d43ff0c18 6230 #define FMC_PFB1CR_B1SEBE_SHIFT 0
mbed_official 146:f64d43ff0c18 6231 #define FMC_PFB1CR_B1IPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 6232 #define FMC_PFB1CR_B1IPE_SHIFT 1
mbed_official 146:f64d43ff0c18 6233 #define FMC_PFB1CR_B1DPE_MASK 0x4u
mbed_official 146:f64d43ff0c18 6234 #define FMC_PFB1CR_B1DPE_SHIFT 2
mbed_official 146:f64d43ff0c18 6235 #define FMC_PFB1CR_B1ICE_MASK 0x8u
mbed_official 146:f64d43ff0c18 6236 #define FMC_PFB1CR_B1ICE_SHIFT 3
mbed_official 146:f64d43ff0c18 6237 #define FMC_PFB1CR_B1DCE_MASK 0x10u
mbed_official 146:f64d43ff0c18 6238 #define FMC_PFB1CR_B1DCE_SHIFT 4
mbed_official 146:f64d43ff0c18 6239 #define FMC_PFB1CR_B1MW_MASK 0x60000u
mbed_official 146:f64d43ff0c18 6240 #define FMC_PFB1CR_B1MW_SHIFT 17
mbed_official 146:f64d43ff0c18 6241 #define FMC_PFB1CR_B1MW(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB1CR_B1MW_SHIFT))&FMC_PFB1CR_B1MW_MASK)
mbed_official 146:f64d43ff0c18 6242 #define FMC_PFB1CR_B1RWSC_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 6243 #define FMC_PFB1CR_B1RWSC_SHIFT 28
mbed_official 146:f64d43ff0c18 6244 #define FMC_PFB1CR_B1RWSC(x) (((uint32_t)(((uint32_t)(x))<<FMC_PFB1CR_B1RWSC_SHIFT))&FMC_PFB1CR_B1RWSC_MASK)
mbed_official 146:f64d43ff0c18 6245 /* TAGVDW0S Bit Fields */
mbed_official 146:f64d43ff0c18 6246 #define FMC_TAGVDW0S_valid_MASK 0x1u
mbed_official 146:f64d43ff0c18 6247 #define FMC_TAGVDW0S_valid_SHIFT 0
mbed_official 146:f64d43ff0c18 6248 #define FMC_TAGVDW0S_tag_MASK 0x7FFE0u
mbed_official 146:f64d43ff0c18 6249 #define FMC_TAGVDW0S_tag_SHIFT 5
mbed_official 146:f64d43ff0c18 6250 #define FMC_TAGVDW0S_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVDW0S_tag_SHIFT))&FMC_TAGVDW0S_tag_MASK)
mbed_official 146:f64d43ff0c18 6251 /* TAGVDW1S Bit Fields */
mbed_official 146:f64d43ff0c18 6252 #define FMC_TAGVDW1S_valid_MASK 0x1u
mbed_official 146:f64d43ff0c18 6253 #define FMC_TAGVDW1S_valid_SHIFT 0
mbed_official 146:f64d43ff0c18 6254 #define FMC_TAGVDW1S_tag_MASK 0x7FFE0u
mbed_official 146:f64d43ff0c18 6255 #define FMC_TAGVDW1S_tag_SHIFT 5
mbed_official 146:f64d43ff0c18 6256 #define FMC_TAGVDW1S_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVDW1S_tag_SHIFT))&FMC_TAGVDW1S_tag_MASK)
mbed_official 146:f64d43ff0c18 6257 /* TAGVDW2S Bit Fields */
mbed_official 146:f64d43ff0c18 6258 #define FMC_TAGVDW2S_valid_MASK 0x1u
mbed_official 146:f64d43ff0c18 6259 #define FMC_TAGVDW2S_valid_SHIFT 0
mbed_official 146:f64d43ff0c18 6260 #define FMC_TAGVDW2S_tag_MASK 0x7FFE0u
mbed_official 146:f64d43ff0c18 6261 #define FMC_TAGVDW2S_tag_SHIFT 5
mbed_official 146:f64d43ff0c18 6262 #define FMC_TAGVDW2S_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVDW2S_tag_SHIFT))&FMC_TAGVDW2S_tag_MASK)
mbed_official 146:f64d43ff0c18 6263 /* TAGVDW3S Bit Fields */
mbed_official 146:f64d43ff0c18 6264 #define FMC_TAGVDW3S_valid_MASK 0x1u
mbed_official 146:f64d43ff0c18 6265 #define FMC_TAGVDW3S_valid_SHIFT 0
mbed_official 146:f64d43ff0c18 6266 #define FMC_TAGVDW3S_tag_MASK 0x7FFE0u
mbed_official 146:f64d43ff0c18 6267 #define FMC_TAGVDW3S_tag_SHIFT 5
mbed_official 146:f64d43ff0c18 6268 #define FMC_TAGVDW3S_tag(x) (((uint32_t)(((uint32_t)(x))<<FMC_TAGVDW3S_tag_SHIFT))&FMC_TAGVDW3S_tag_MASK)
mbed_official 146:f64d43ff0c18 6269 /* DATA_U Bit Fields */
mbed_official 146:f64d43ff0c18 6270 #define FMC_DATA_U_data_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 6271 #define FMC_DATA_U_data_SHIFT 0
mbed_official 146:f64d43ff0c18 6272 #define FMC_DATA_U_data(x) (((uint32_t)(((uint32_t)(x))<<FMC_DATA_U_data_SHIFT))&FMC_DATA_U_data_MASK)
mbed_official 146:f64d43ff0c18 6273 /* DATA_L Bit Fields */
mbed_official 146:f64d43ff0c18 6274 #define FMC_DATA_L_data_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 6275 #define FMC_DATA_L_data_SHIFT 0
mbed_official 146:f64d43ff0c18 6276 #define FMC_DATA_L_data(x) (((uint32_t)(((uint32_t)(x))<<FMC_DATA_L_data_SHIFT))&FMC_DATA_L_data_MASK)
mbed_official 146:f64d43ff0c18 6277
mbed_official 146:f64d43ff0c18 6278 /*!
mbed_official 146:f64d43ff0c18 6279 * @}
mbed_official 146:f64d43ff0c18 6280 */ /* end of group FMC_Register_Masks */
mbed_official 146:f64d43ff0c18 6281
mbed_official 146:f64d43ff0c18 6282
mbed_official 146:f64d43ff0c18 6283 /* FMC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 6284 /** Peripheral FMC base address */
mbed_official 146:f64d43ff0c18 6285 #define FMC_BASE (0x4001F000u)
mbed_official 146:f64d43ff0c18 6286 /** Peripheral FMC base pointer */
mbed_official 146:f64d43ff0c18 6287 #define FMC ((FMC_Type *)FMC_BASE)
mbed_official 146:f64d43ff0c18 6288 #define FMC_BASE_PTR (FMC)
mbed_official 324:406fd2029f23 6289 /** Array initializer of FMC peripheral base addresses */
mbed_official 324:406fd2029f23 6290 #define FMC_BASE_ADDRS { FMC_BASE }
mbed_official 146:f64d43ff0c18 6291 /** Array initializer of FMC peripheral base pointers */
mbed_official 324:406fd2029f23 6292 #define FMC_BASE_PTRS { FMC }
mbed_official 146:f64d43ff0c18 6293
mbed_official 146:f64d43ff0c18 6294 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6295 -- FMC - Register accessor macros
mbed_official 146:f64d43ff0c18 6296 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6297
mbed_official 146:f64d43ff0c18 6298 /*!
mbed_official 146:f64d43ff0c18 6299 * @addtogroup FMC_Register_Accessor_Macros FMC - Register accessor macros
mbed_official 146:f64d43ff0c18 6300 * @{
mbed_official 146:f64d43ff0c18 6301 */
mbed_official 146:f64d43ff0c18 6302
mbed_official 146:f64d43ff0c18 6303
mbed_official 146:f64d43ff0c18 6304 /* FMC - Register instance definitions */
mbed_official 146:f64d43ff0c18 6305 /* FMC */
mbed_official 146:f64d43ff0c18 6306 #define FMC_PFAPR FMC_PFAPR_REG(FMC)
mbed_official 146:f64d43ff0c18 6307 #define FMC_PFB0CR FMC_PFB0CR_REG(FMC)
mbed_official 146:f64d43ff0c18 6308 #define FMC_PFB1CR FMC_PFB1CR_REG(FMC)
mbed_official 146:f64d43ff0c18 6309 #define FMC_TAGVDW0S0 FMC_TAGVDW0S_REG(FMC,0)
mbed_official 146:f64d43ff0c18 6310 #define FMC_TAGVDW0S1 FMC_TAGVDW0S_REG(FMC,1)
mbed_official 146:f64d43ff0c18 6311 #define FMC_TAGVDW0S2 FMC_TAGVDW0S_REG(FMC,2)
mbed_official 146:f64d43ff0c18 6312 #define FMC_TAGVDW0S3 FMC_TAGVDW0S_REG(FMC,3)
mbed_official 146:f64d43ff0c18 6313 #define FMC_TAGVDW1S0 FMC_TAGVDW1S_REG(FMC,0)
mbed_official 146:f64d43ff0c18 6314 #define FMC_TAGVDW1S1 FMC_TAGVDW1S_REG(FMC,1)
mbed_official 146:f64d43ff0c18 6315 #define FMC_TAGVDW1S2 FMC_TAGVDW1S_REG(FMC,2)
mbed_official 146:f64d43ff0c18 6316 #define FMC_TAGVDW1S3 FMC_TAGVDW1S_REG(FMC,3)
mbed_official 146:f64d43ff0c18 6317 #define FMC_TAGVDW2S0 FMC_TAGVDW2S_REG(FMC,0)
mbed_official 146:f64d43ff0c18 6318 #define FMC_TAGVDW2S1 FMC_TAGVDW2S_REG(FMC,1)
mbed_official 146:f64d43ff0c18 6319 #define FMC_TAGVDW2S2 FMC_TAGVDW2S_REG(FMC,2)
mbed_official 146:f64d43ff0c18 6320 #define FMC_TAGVDW2S3 FMC_TAGVDW2S_REG(FMC,3)
mbed_official 146:f64d43ff0c18 6321 #define FMC_TAGVDW3S0 FMC_TAGVDW3S_REG(FMC,0)
mbed_official 146:f64d43ff0c18 6322 #define FMC_TAGVDW3S1 FMC_TAGVDW3S_REG(FMC,1)
mbed_official 146:f64d43ff0c18 6323 #define FMC_TAGVDW3S2 FMC_TAGVDW3S_REG(FMC,2)
mbed_official 146:f64d43ff0c18 6324 #define FMC_TAGVDW3S3 FMC_TAGVDW3S_REG(FMC,3)
mbed_official 146:f64d43ff0c18 6325 #define FMC_DATAW0S0U FMC_DATA_U_REG(FMC,0,0)
mbed_official 146:f64d43ff0c18 6326 #define FMC_DATAW0S0L FMC_DATA_L_REG(FMC,0,0)
mbed_official 146:f64d43ff0c18 6327 #define FMC_DATAW0S1U FMC_DATA_U_REG(FMC,0,1)
mbed_official 146:f64d43ff0c18 6328 #define FMC_DATAW0S1L FMC_DATA_L_REG(FMC,0,1)
mbed_official 146:f64d43ff0c18 6329 #define FMC_DATAW0S2U FMC_DATA_U_REG(FMC,0,2)
mbed_official 146:f64d43ff0c18 6330 #define FMC_DATAW0S2L FMC_DATA_L_REG(FMC,0,2)
mbed_official 146:f64d43ff0c18 6331 #define FMC_DATAW0S3U FMC_DATA_U_REG(FMC,0,3)
mbed_official 146:f64d43ff0c18 6332 #define FMC_DATAW0S3L FMC_DATA_L_REG(FMC,0,3)
mbed_official 146:f64d43ff0c18 6333 #define FMC_DATAW1S0U FMC_DATA_U_REG(FMC,1,0)
mbed_official 146:f64d43ff0c18 6334 #define FMC_DATAW1S0L FMC_DATA_L_REG(FMC,1,0)
mbed_official 146:f64d43ff0c18 6335 #define FMC_DATAW1S1U FMC_DATA_U_REG(FMC,1,1)
mbed_official 146:f64d43ff0c18 6336 #define FMC_DATAW1S1L FMC_DATA_L_REG(FMC,1,1)
mbed_official 146:f64d43ff0c18 6337 #define FMC_DATAW1S2U FMC_DATA_U_REG(FMC,1,2)
mbed_official 146:f64d43ff0c18 6338 #define FMC_DATAW1S2L FMC_DATA_L_REG(FMC,1,2)
mbed_official 146:f64d43ff0c18 6339 #define FMC_DATAW1S3U FMC_DATA_U_REG(FMC,1,3)
mbed_official 146:f64d43ff0c18 6340 #define FMC_DATAW1S3L FMC_DATA_L_REG(FMC,1,3)
mbed_official 146:f64d43ff0c18 6341 #define FMC_DATAW2S0U FMC_DATA_U_REG(FMC,2,0)
mbed_official 146:f64d43ff0c18 6342 #define FMC_DATAW2S0L FMC_DATA_L_REG(FMC,2,0)
mbed_official 146:f64d43ff0c18 6343 #define FMC_DATAW2S1U FMC_DATA_U_REG(FMC,2,1)
mbed_official 146:f64d43ff0c18 6344 #define FMC_DATAW2S1L FMC_DATA_L_REG(FMC,2,1)
mbed_official 146:f64d43ff0c18 6345 #define FMC_DATAW2S2U FMC_DATA_U_REG(FMC,2,2)
mbed_official 146:f64d43ff0c18 6346 #define FMC_DATAW2S2L FMC_DATA_L_REG(FMC,2,2)
mbed_official 146:f64d43ff0c18 6347 #define FMC_DATAW2S3U FMC_DATA_U_REG(FMC,2,3)
mbed_official 146:f64d43ff0c18 6348 #define FMC_DATAW2S3L FMC_DATA_L_REG(FMC,2,3)
mbed_official 146:f64d43ff0c18 6349 #define FMC_DATAW3S0U FMC_DATA_U_REG(FMC,3,0)
mbed_official 146:f64d43ff0c18 6350 #define FMC_DATAW3S0L FMC_DATA_L_REG(FMC,3,0)
mbed_official 146:f64d43ff0c18 6351 #define FMC_DATAW3S1U FMC_DATA_U_REG(FMC,3,1)
mbed_official 146:f64d43ff0c18 6352 #define FMC_DATAW3S1L FMC_DATA_L_REG(FMC,3,1)
mbed_official 146:f64d43ff0c18 6353 #define FMC_DATAW3S2U FMC_DATA_U_REG(FMC,3,2)
mbed_official 146:f64d43ff0c18 6354 #define FMC_DATAW3S2L FMC_DATA_L_REG(FMC,3,2)
mbed_official 146:f64d43ff0c18 6355 #define FMC_DATAW3S3U FMC_DATA_U_REG(FMC,3,3)
mbed_official 146:f64d43ff0c18 6356 #define FMC_DATAW3S3L FMC_DATA_L_REG(FMC,3,3)
mbed_official 146:f64d43ff0c18 6357
mbed_official 146:f64d43ff0c18 6358 /* FMC - Register array accessors */
mbed_official 146:f64d43ff0c18 6359 #define FMC_TAGVDW0S(index) FMC_TAGVDW0S_REG(FMC,index)
mbed_official 146:f64d43ff0c18 6360 #define FMC_TAGVDW1S(index) FMC_TAGVDW1S_REG(FMC,index)
mbed_official 146:f64d43ff0c18 6361 #define FMC_TAGVDW2S(index) FMC_TAGVDW2S_REG(FMC,index)
mbed_official 146:f64d43ff0c18 6362 #define FMC_TAGVDW3S(index) FMC_TAGVDW3S_REG(FMC,index)
mbed_official 146:f64d43ff0c18 6363 #define FMC_DATA_U(index,index2) FMC_DATA_U_REG(FMC,index,index2)
mbed_official 146:f64d43ff0c18 6364 #define FMC_DATA_L(index,index2) FMC_DATA_L_REG(FMC,index,index2)
mbed_official 146:f64d43ff0c18 6365
mbed_official 146:f64d43ff0c18 6366 /*!
mbed_official 146:f64d43ff0c18 6367 * @}
mbed_official 146:f64d43ff0c18 6368 */ /* end of group FMC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 6369
mbed_official 146:f64d43ff0c18 6370
mbed_official 146:f64d43ff0c18 6371 /*!
mbed_official 146:f64d43ff0c18 6372 * @}
mbed_official 146:f64d43ff0c18 6373 */ /* end of group FMC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 6374
mbed_official 146:f64d43ff0c18 6375
mbed_official 146:f64d43ff0c18 6376 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6377 -- FTFE Peripheral Access Layer
mbed_official 146:f64d43ff0c18 6378 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6379
mbed_official 146:f64d43ff0c18 6380 /*!
mbed_official 146:f64d43ff0c18 6381 * @addtogroup FTFE_Peripheral_Access_Layer FTFE Peripheral Access Layer
mbed_official 146:f64d43ff0c18 6382 * @{
mbed_official 146:f64d43ff0c18 6383 */
mbed_official 146:f64d43ff0c18 6384
mbed_official 146:f64d43ff0c18 6385 /** FTFE - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 6386 typedef struct {
mbed_official 146:f64d43ff0c18 6387 __IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 6388 __IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
mbed_official 146:f64d43ff0c18 6389 __I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
mbed_official 146:f64d43ff0c18 6390 __I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
mbed_official 146:f64d43ff0c18 6391 __IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
mbed_official 146:f64d43ff0c18 6392 __IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
mbed_official 146:f64d43ff0c18 6393 __IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
mbed_official 146:f64d43ff0c18 6394 __IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
mbed_official 146:f64d43ff0c18 6395 __IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
mbed_official 146:f64d43ff0c18 6396 __IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
mbed_official 146:f64d43ff0c18 6397 __IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
mbed_official 146:f64d43ff0c18 6398 __IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
mbed_official 146:f64d43ff0c18 6399 __IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
mbed_official 146:f64d43ff0c18 6400 __IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
mbed_official 146:f64d43ff0c18 6401 __IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
mbed_official 146:f64d43ff0c18 6402 __IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
mbed_official 146:f64d43ff0c18 6403 __IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
mbed_official 146:f64d43ff0c18 6404 __IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
mbed_official 146:f64d43ff0c18 6405 __IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
mbed_official 146:f64d43ff0c18 6406 __IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
mbed_official 146:f64d43ff0c18 6407 uint8_t RESERVED_0[2];
mbed_official 146:f64d43ff0c18 6408 __IO uint8_t FEPROT; /**< EEPROM Protection Register, offset: 0x16 */
mbed_official 146:f64d43ff0c18 6409 __IO uint8_t FDPROT; /**< Data Flash Protection Register, offset: 0x17 */
mbed_official 146:f64d43ff0c18 6410 } FTFE_Type, *FTFE_MemMapPtr;
mbed_official 146:f64d43ff0c18 6411
mbed_official 146:f64d43ff0c18 6412 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6413 -- FTFE - Register accessor macros
mbed_official 146:f64d43ff0c18 6414 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6415
mbed_official 146:f64d43ff0c18 6416 /*!
mbed_official 146:f64d43ff0c18 6417 * @addtogroup FTFE_Register_Accessor_Macros FTFE - Register accessor macros
mbed_official 146:f64d43ff0c18 6418 * @{
mbed_official 146:f64d43ff0c18 6419 */
mbed_official 146:f64d43ff0c18 6420
mbed_official 146:f64d43ff0c18 6421
mbed_official 146:f64d43ff0c18 6422 /* FTFE - Register accessors */
mbed_official 146:f64d43ff0c18 6423 #define FTFE_FSTAT_REG(base) ((base)->FSTAT)
mbed_official 146:f64d43ff0c18 6424 #define FTFE_FCNFG_REG(base) ((base)->FCNFG)
mbed_official 146:f64d43ff0c18 6425 #define FTFE_FSEC_REG(base) ((base)->FSEC)
mbed_official 146:f64d43ff0c18 6426 #define FTFE_FOPT_REG(base) ((base)->FOPT)
mbed_official 146:f64d43ff0c18 6427 #define FTFE_FCCOB3_REG(base) ((base)->FCCOB3)
mbed_official 146:f64d43ff0c18 6428 #define FTFE_FCCOB2_REG(base) ((base)->FCCOB2)
mbed_official 146:f64d43ff0c18 6429 #define FTFE_FCCOB1_REG(base) ((base)->FCCOB1)
mbed_official 146:f64d43ff0c18 6430 #define FTFE_FCCOB0_REG(base) ((base)->FCCOB0)
mbed_official 146:f64d43ff0c18 6431 #define FTFE_FCCOB7_REG(base) ((base)->FCCOB7)
mbed_official 146:f64d43ff0c18 6432 #define FTFE_FCCOB6_REG(base) ((base)->FCCOB6)
mbed_official 146:f64d43ff0c18 6433 #define FTFE_FCCOB5_REG(base) ((base)->FCCOB5)
mbed_official 146:f64d43ff0c18 6434 #define FTFE_FCCOB4_REG(base) ((base)->FCCOB4)
mbed_official 146:f64d43ff0c18 6435 #define FTFE_FCCOBB_REG(base) ((base)->FCCOBB)
mbed_official 146:f64d43ff0c18 6436 #define FTFE_FCCOBA_REG(base) ((base)->FCCOBA)
mbed_official 146:f64d43ff0c18 6437 #define FTFE_FCCOB9_REG(base) ((base)->FCCOB9)
mbed_official 146:f64d43ff0c18 6438 #define FTFE_FCCOB8_REG(base) ((base)->FCCOB8)
mbed_official 146:f64d43ff0c18 6439 #define FTFE_FPROT3_REG(base) ((base)->FPROT3)
mbed_official 146:f64d43ff0c18 6440 #define FTFE_FPROT2_REG(base) ((base)->FPROT2)
mbed_official 146:f64d43ff0c18 6441 #define FTFE_FPROT1_REG(base) ((base)->FPROT1)
mbed_official 146:f64d43ff0c18 6442 #define FTFE_FPROT0_REG(base) ((base)->FPROT0)
mbed_official 146:f64d43ff0c18 6443 #define FTFE_FEPROT_REG(base) ((base)->FEPROT)
mbed_official 146:f64d43ff0c18 6444 #define FTFE_FDPROT_REG(base) ((base)->FDPROT)
mbed_official 146:f64d43ff0c18 6445
mbed_official 146:f64d43ff0c18 6446 /*!
mbed_official 146:f64d43ff0c18 6447 * @}
mbed_official 146:f64d43ff0c18 6448 */ /* end of group FTFE_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 6449
mbed_official 146:f64d43ff0c18 6450
mbed_official 146:f64d43ff0c18 6451 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6452 -- FTFE Register Masks
mbed_official 146:f64d43ff0c18 6453 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6454
mbed_official 146:f64d43ff0c18 6455 /*!
mbed_official 146:f64d43ff0c18 6456 * @addtogroup FTFE_Register_Masks FTFE Register Masks
mbed_official 146:f64d43ff0c18 6457 * @{
mbed_official 146:f64d43ff0c18 6458 */
mbed_official 146:f64d43ff0c18 6459
mbed_official 146:f64d43ff0c18 6460 /* FSTAT Bit Fields */
mbed_official 146:f64d43ff0c18 6461 #define FTFE_FSTAT_MGSTAT0_MASK 0x1u
mbed_official 146:f64d43ff0c18 6462 #define FTFE_FSTAT_MGSTAT0_SHIFT 0
mbed_official 146:f64d43ff0c18 6463 #define FTFE_FSTAT_FPVIOL_MASK 0x10u
mbed_official 146:f64d43ff0c18 6464 #define FTFE_FSTAT_FPVIOL_SHIFT 4
mbed_official 146:f64d43ff0c18 6465 #define FTFE_FSTAT_ACCERR_MASK 0x20u
mbed_official 146:f64d43ff0c18 6466 #define FTFE_FSTAT_ACCERR_SHIFT 5
mbed_official 146:f64d43ff0c18 6467 #define FTFE_FSTAT_RDCOLERR_MASK 0x40u
mbed_official 146:f64d43ff0c18 6468 #define FTFE_FSTAT_RDCOLERR_SHIFT 6
mbed_official 146:f64d43ff0c18 6469 #define FTFE_FSTAT_CCIF_MASK 0x80u
mbed_official 146:f64d43ff0c18 6470 #define FTFE_FSTAT_CCIF_SHIFT 7
mbed_official 146:f64d43ff0c18 6471 /* FCNFG Bit Fields */
mbed_official 146:f64d43ff0c18 6472 #define FTFE_FCNFG_EEERDY_MASK 0x1u
mbed_official 146:f64d43ff0c18 6473 #define FTFE_FCNFG_EEERDY_SHIFT 0
mbed_official 146:f64d43ff0c18 6474 #define FTFE_FCNFG_RAMRDY_MASK 0x2u
mbed_official 146:f64d43ff0c18 6475 #define FTFE_FCNFG_RAMRDY_SHIFT 1
mbed_official 146:f64d43ff0c18 6476 #define FTFE_FCNFG_PFLSH_MASK 0x4u
mbed_official 146:f64d43ff0c18 6477 #define FTFE_FCNFG_PFLSH_SHIFT 2
mbed_official 146:f64d43ff0c18 6478 #define FTFE_FCNFG_SWAP_MASK 0x8u
mbed_official 146:f64d43ff0c18 6479 #define FTFE_FCNFG_SWAP_SHIFT 3
mbed_official 146:f64d43ff0c18 6480 #define FTFE_FCNFG_ERSSUSP_MASK 0x10u
mbed_official 146:f64d43ff0c18 6481 #define FTFE_FCNFG_ERSSUSP_SHIFT 4
mbed_official 146:f64d43ff0c18 6482 #define FTFE_FCNFG_ERSAREQ_MASK 0x20u
mbed_official 146:f64d43ff0c18 6483 #define FTFE_FCNFG_ERSAREQ_SHIFT 5
mbed_official 146:f64d43ff0c18 6484 #define FTFE_FCNFG_RDCOLLIE_MASK 0x40u
mbed_official 146:f64d43ff0c18 6485 #define FTFE_FCNFG_RDCOLLIE_SHIFT 6
mbed_official 146:f64d43ff0c18 6486 #define FTFE_FCNFG_CCIE_MASK 0x80u
mbed_official 146:f64d43ff0c18 6487 #define FTFE_FCNFG_CCIE_SHIFT 7
mbed_official 146:f64d43ff0c18 6488 /* FSEC Bit Fields */
mbed_official 146:f64d43ff0c18 6489 #define FTFE_FSEC_SEC_MASK 0x3u
mbed_official 146:f64d43ff0c18 6490 #define FTFE_FSEC_SEC_SHIFT 0
mbed_official 146:f64d43ff0c18 6491 #define FTFE_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FSEC_SEC_SHIFT))&FTFE_FSEC_SEC_MASK)
mbed_official 146:f64d43ff0c18 6492 #define FTFE_FSEC_FSLACC_MASK 0xCu
mbed_official 146:f64d43ff0c18 6493 #define FTFE_FSEC_FSLACC_SHIFT 2
mbed_official 146:f64d43ff0c18 6494 #define FTFE_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FSEC_FSLACC_SHIFT))&FTFE_FSEC_FSLACC_MASK)
mbed_official 146:f64d43ff0c18 6495 #define FTFE_FSEC_MEEN_MASK 0x30u
mbed_official 146:f64d43ff0c18 6496 #define FTFE_FSEC_MEEN_SHIFT 4
mbed_official 146:f64d43ff0c18 6497 #define FTFE_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FSEC_MEEN_SHIFT))&FTFE_FSEC_MEEN_MASK)
mbed_official 146:f64d43ff0c18 6498 #define FTFE_FSEC_KEYEN_MASK 0xC0u
mbed_official 146:f64d43ff0c18 6499 #define FTFE_FSEC_KEYEN_SHIFT 6
mbed_official 146:f64d43ff0c18 6500 #define FTFE_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FSEC_KEYEN_SHIFT))&FTFE_FSEC_KEYEN_MASK)
mbed_official 146:f64d43ff0c18 6501 /* FOPT Bit Fields */
mbed_official 146:f64d43ff0c18 6502 #define FTFE_FOPT_OPT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6503 #define FTFE_FOPT_OPT_SHIFT 0
mbed_official 146:f64d43ff0c18 6504 #define FTFE_FOPT_OPT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FOPT_OPT_SHIFT))&FTFE_FOPT_OPT_MASK)
mbed_official 146:f64d43ff0c18 6505 /* FCCOB3 Bit Fields */
mbed_official 146:f64d43ff0c18 6506 #define FTFE_FCCOB3_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6507 #define FTFE_FCCOB3_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6508 #define FTFE_FCCOB3_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB3_CCOBn_SHIFT))&FTFE_FCCOB3_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6509 /* FCCOB2 Bit Fields */
mbed_official 146:f64d43ff0c18 6510 #define FTFE_FCCOB2_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6511 #define FTFE_FCCOB2_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6512 #define FTFE_FCCOB2_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB2_CCOBn_SHIFT))&FTFE_FCCOB2_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6513 /* FCCOB1 Bit Fields */
mbed_official 146:f64d43ff0c18 6514 #define FTFE_FCCOB1_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6515 #define FTFE_FCCOB1_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6516 #define FTFE_FCCOB1_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB1_CCOBn_SHIFT))&FTFE_FCCOB1_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6517 /* FCCOB0 Bit Fields */
mbed_official 146:f64d43ff0c18 6518 #define FTFE_FCCOB0_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6519 #define FTFE_FCCOB0_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6520 #define FTFE_FCCOB0_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB0_CCOBn_SHIFT))&FTFE_FCCOB0_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6521 /* FCCOB7 Bit Fields */
mbed_official 146:f64d43ff0c18 6522 #define FTFE_FCCOB7_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6523 #define FTFE_FCCOB7_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6524 #define FTFE_FCCOB7_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB7_CCOBn_SHIFT))&FTFE_FCCOB7_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6525 /* FCCOB6 Bit Fields */
mbed_official 146:f64d43ff0c18 6526 #define FTFE_FCCOB6_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6527 #define FTFE_FCCOB6_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6528 #define FTFE_FCCOB6_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB6_CCOBn_SHIFT))&FTFE_FCCOB6_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6529 /* FCCOB5 Bit Fields */
mbed_official 146:f64d43ff0c18 6530 #define FTFE_FCCOB5_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6531 #define FTFE_FCCOB5_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6532 #define FTFE_FCCOB5_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB5_CCOBn_SHIFT))&FTFE_FCCOB5_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6533 /* FCCOB4 Bit Fields */
mbed_official 146:f64d43ff0c18 6534 #define FTFE_FCCOB4_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6535 #define FTFE_FCCOB4_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6536 #define FTFE_FCCOB4_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB4_CCOBn_SHIFT))&FTFE_FCCOB4_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6537 /* FCCOBB Bit Fields */
mbed_official 146:f64d43ff0c18 6538 #define FTFE_FCCOBB_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6539 #define FTFE_FCCOBB_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6540 #define FTFE_FCCOBB_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOBB_CCOBn_SHIFT))&FTFE_FCCOBB_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6541 /* FCCOBA Bit Fields */
mbed_official 146:f64d43ff0c18 6542 #define FTFE_FCCOBA_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6543 #define FTFE_FCCOBA_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6544 #define FTFE_FCCOBA_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOBA_CCOBn_SHIFT))&FTFE_FCCOBA_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6545 /* FCCOB9 Bit Fields */
mbed_official 146:f64d43ff0c18 6546 #define FTFE_FCCOB9_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6547 #define FTFE_FCCOB9_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6548 #define FTFE_FCCOB9_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB9_CCOBn_SHIFT))&FTFE_FCCOB9_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6549 /* FCCOB8 Bit Fields */
mbed_official 146:f64d43ff0c18 6550 #define FTFE_FCCOB8_CCOBn_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6551 #define FTFE_FCCOB8_CCOBn_SHIFT 0
mbed_official 146:f64d43ff0c18 6552 #define FTFE_FCCOB8_CCOBn(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FCCOB8_CCOBn_SHIFT))&FTFE_FCCOB8_CCOBn_MASK)
mbed_official 146:f64d43ff0c18 6553 /* FPROT3 Bit Fields */
mbed_official 146:f64d43ff0c18 6554 #define FTFE_FPROT3_PROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6555 #define FTFE_FPROT3_PROT_SHIFT 0
mbed_official 146:f64d43ff0c18 6556 #define FTFE_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FPROT3_PROT_SHIFT))&FTFE_FPROT3_PROT_MASK)
mbed_official 146:f64d43ff0c18 6557 /* FPROT2 Bit Fields */
mbed_official 146:f64d43ff0c18 6558 #define FTFE_FPROT2_PROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6559 #define FTFE_FPROT2_PROT_SHIFT 0
mbed_official 146:f64d43ff0c18 6560 #define FTFE_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FPROT2_PROT_SHIFT))&FTFE_FPROT2_PROT_MASK)
mbed_official 146:f64d43ff0c18 6561 /* FPROT1 Bit Fields */
mbed_official 146:f64d43ff0c18 6562 #define FTFE_FPROT1_PROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6563 #define FTFE_FPROT1_PROT_SHIFT 0
mbed_official 146:f64d43ff0c18 6564 #define FTFE_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FPROT1_PROT_SHIFT))&FTFE_FPROT1_PROT_MASK)
mbed_official 146:f64d43ff0c18 6565 /* FPROT0 Bit Fields */
mbed_official 146:f64d43ff0c18 6566 #define FTFE_FPROT0_PROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6567 #define FTFE_FPROT0_PROT_SHIFT 0
mbed_official 146:f64d43ff0c18 6568 #define FTFE_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FPROT0_PROT_SHIFT))&FTFE_FPROT0_PROT_MASK)
mbed_official 146:f64d43ff0c18 6569 /* FEPROT Bit Fields */
mbed_official 146:f64d43ff0c18 6570 #define FTFE_FEPROT_EPROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6571 #define FTFE_FEPROT_EPROT_SHIFT 0
mbed_official 146:f64d43ff0c18 6572 #define FTFE_FEPROT_EPROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FEPROT_EPROT_SHIFT))&FTFE_FEPROT_EPROT_MASK)
mbed_official 146:f64d43ff0c18 6573 /* FDPROT Bit Fields */
mbed_official 146:f64d43ff0c18 6574 #define FTFE_FDPROT_DPROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 6575 #define FTFE_FDPROT_DPROT_SHIFT 0
mbed_official 146:f64d43ff0c18 6576 #define FTFE_FDPROT_DPROT(x) (((uint8_t)(((uint8_t)(x))<<FTFE_FDPROT_DPROT_SHIFT))&FTFE_FDPROT_DPROT_MASK)
mbed_official 146:f64d43ff0c18 6577
mbed_official 146:f64d43ff0c18 6578 /*!
mbed_official 146:f64d43ff0c18 6579 * @}
mbed_official 146:f64d43ff0c18 6580 */ /* end of group FTFE_Register_Masks */
mbed_official 146:f64d43ff0c18 6581
mbed_official 146:f64d43ff0c18 6582
mbed_official 146:f64d43ff0c18 6583 /* FTFE - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 6584 /** Peripheral FTFE base address */
mbed_official 146:f64d43ff0c18 6585 #define FTFE_BASE (0x40020000u)
mbed_official 146:f64d43ff0c18 6586 /** Peripheral FTFE base pointer */
mbed_official 146:f64d43ff0c18 6587 #define FTFE ((FTFE_Type *)FTFE_BASE)
mbed_official 146:f64d43ff0c18 6588 #define FTFE_BASE_PTR (FTFE)
mbed_official 324:406fd2029f23 6589 /** Array initializer of FTFE peripheral base addresses */
mbed_official 324:406fd2029f23 6590 #define FTFE_BASE_ADDRS { FTFE_BASE }
mbed_official 146:f64d43ff0c18 6591 /** Array initializer of FTFE peripheral base pointers */
mbed_official 324:406fd2029f23 6592 #define FTFE_BASE_PTRS { FTFE }
mbed_official 324:406fd2029f23 6593 /** Interrupt vectors for the FTFE peripheral type */
mbed_official 324:406fd2029f23 6594 #define FTFE_COMMAND_COMPLETE_IRQS { FTFE_IRQn }
mbed_official 324:406fd2029f23 6595 #define FTFE_READ_COLLISION_IRQS { Read_Collision_IRQn }
mbed_official 146:f64d43ff0c18 6596
mbed_official 146:f64d43ff0c18 6597 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6598 -- FTFE - Register accessor macros
mbed_official 146:f64d43ff0c18 6599 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6600
mbed_official 146:f64d43ff0c18 6601 /*!
mbed_official 146:f64d43ff0c18 6602 * @addtogroup FTFE_Register_Accessor_Macros FTFE - Register accessor macros
mbed_official 146:f64d43ff0c18 6603 * @{
mbed_official 146:f64d43ff0c18 6604 */
mbed_official 146:f64d43ff0c18 6605
mbed_official 146:f64d43ff0c18 6606
mbed_official 146:f64d43ff0c18 6607 /* FTFE - Register instance definitions */
mbed_official 146:f64d43ff0c18 6608 /* FTFE */
mbed_official 146:f64d43ff0c18 6609 #define FTFE_FSTAT FTFE_FSTAT_REG(FTFE)
mbed_official 146:f64d43ff0c18 6610 #define FTFE_FCNFG FTFE_FCNFG_REG(FTFE)
mbed_official 146:f64d43ff0c18 6611 #define FTFE_FSEC FTFE_FSEC_REG(FTFE)
mbed_official 146:f64d43ff0c18 6612 #define FTFE_FOPT FTFE_FOPT_REG(FTFE)
mbed_official 146:f64d43ff0c18 6613 #define FTFE_FCCOB3 FTFE_FCCOB3_REG(FTFE)
mbed_official 146:f64d43ff0c18 6614 #define FTFE_FCCOB2 FTFE_FCCOB2_REG(FTFE)
mbed_official 146:f64d43ff0c18 6615 #define FTFE_FCCOB1 FTFE_FCCOB1_REG(FTFE)
mbed_official 146:f64d43ff0c18 6616 #define FTFE_FCCOB0 FTFE_FCCOB0_REG(FTFE)
mbed_official 146:f64d43ff0c18 6617 #define FTFE_FCCOB7 FTFE_FCCOB7_REG(FTFE)
mbed_official 146:f64d43ff0c18 6618 #define FTFE_FCCOB6 FTFE_FCCOB6_REG(FTFE)
mbed_official 146:f64d43ff0c18 6619 #define FTFE_FCCOB5 FTFE_FCCOB5_REG(FTFE)
mbed_official 146:f64d43ff0c18 6620 #define FTFE_FCCOB4 FTFE_FCCOB4_REG(FTFE)
mbed_official 146:f64d43ff0c18 6621 #define FTFE_FCCOBB FTFE_FCCOBB_REG(FTFE)
mbed_official 146:f64d43ff0c18 6622 #define FTFE_FCCOBA FTFE_FCCOBA_REG(FTFE)
mbed_official 146:f64d43ff0c18 6623 #define FTFE_FCCOB9 FTFE_FCCOB9_REG(FTFE)
mbed_official 146:f64d43ff0c18 6624 #define FTFE_FCCOB8 FTFE_FCCOB8_REG(FTFE)
mbed_official 146:f64d43ff0c18 6625 #define FTFE_FPROT3 FTFE_FPROT3_REG(FTFE)
mbed_official 146:f64d43ff0c18 6626 #define FTFE_FPROT2 FTFE_FPROT2_REG(FTFE)
mbed_official 146:f64d43ff0c18 6627 #define FTFE_FPROT1 FTFE_FPROT1_REG(FTFE)
mbed_official 146:f64d43ff0c18 6628 #define FTFE_FPROT0 FTFE_FPROT0_REG(FTFE)
mbed_official 146:f64d43ff0c18 6629 #define FTFE_FEPROT FTFE_FEPROT_REG(FTFE)
mbed_official 146:f64d43ff0c18 6630 #define FTFE_FDPROT FTFE_FDPROT_REG(FTFE)
mbed_official 146:f64d43ff0c18 6631
mbed_official 146:f64d43ff0c18 6632 /*!
mbed_official 146:f64d43ff0c18 6633 * @}
mbed_official 146:f64d43ff0c18 6634 */ /* end of group FTFE_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 6635
mbed_official 146:f64d43ff0c18 6636
mbed_official 146:f64d43ff0c18 6637 /*!
mbed_official 146:f64d43ff0c18 6638 * @}
mbed_official 146:f64d43ff0c18 6639 */ /* end of group FTFE_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 6640
mbed_official 146:f64d43ff0c18 6641
mbed_official 146:f64d43ff0c18 6642 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6643 -- FTM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 6644 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6645
mbed_official 146:f64d43ff0c18 6646 /*!
mbed_official 146:f64d43ff0c18 6647 * @addtogroup FTM_Peripheral_Access_Layer FTM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 6648 * @{
mbed_official 146:f64d43ff0c18 6649 */
mbed_official 146:f64d43ff0c18 6650
mbed_official 146:f64d43ff0c18 6651 /** FTM - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 6652 typedef struct {
mbed_official 146:f64d43ff0c18 6653 __IO uint32_t SC; /**< Status And Control, offset: 0x0 */
mbed_official 146:f64d43ff0c18 6654 __IO uint32_t CNT; /**< Counter, offset: 0x4 */
mbed_official 146:f64d43ff0c18 6655 __IO uint32_t MOD; /**< Modulo, offset: 0x8 */
mbed_official 146:f64d43ff0c18 6656 struct { /* offset: 0xC, array step: 0x8 */
mbed_official 146:f64d43ff0c18 6657 __IO uint32_t CnSC; /**< Channel (n) Status And Control, array offset: 0xC, array step: 0x8 */
mbed_official 146:f64d43ff0c18 6658 __IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
mbed_official 146:f64d43ff0c18 6659 } CONTROLS[8];
mbed_official 146:f64d43ff0c18 6660 __IO uint32_t CNTIN; /**< Counter Initial Value, offset: 0x4C */
mbed_official 146:f64d43ff0c18 6661 __IO uint32_t STATUS; /**< Capture And Compare Status, offset: 0x50 */
mbed_official 146:f64d43ff0c18 6662 __IO uint32_t MODE; /**< Features Mode Selection, offset: 0x54 */
mbed_official 146:f64d43ff0c18 6663 __IO uint32_t SYNC; /**< Synchronization, offset: 0x58 */
mbed_official 146:f64d43ff0c18 6664 __IO uint32_t OUTINIT; /**< Initial State For Channels Output, offset: 0x5C */
mbed_official 146:f64d43ff0c18 6665 __IO uint32_t OUTMASK; /**< Output Mask, offset: 0x60 */
mbed_official 146:f64d43ff0c18 6666 __IO uint32_t COMBINE; /**< Function For Linked Channels, offset: 0x64 */
mbed_official 146:f64d43ff0c18 6667 __IO uint32_t DEADTIME; /**< Deadtime Insertion Control, offset: 0x68 */
mbed_official 146:f64d43ff0c18 6668 __IO uint32_t EXTTRIG; /**< FTM External Trigger, offset: 0x6C */
mbed_official 146:f64d43ff0c18 6669 __IO uint32_t POL; /**< Channels Polarity, offset: 0x70 */
mbed_official 146:f64d43ff0c18 6670 __IO uint32_t FMS; /**< Fault Mode Status, offset: 0x74 */
mbed_official 146:f64d43ff0c18 6671 __IO uint32_t FILTER; /**< Input Capture Filter Control, offset: 0x78 */
mbed_official 146:f64d43ff0c18 6672 __IO uint32_t FLTCTRL; /**< Fault Control, offset: 0x7C */
mbed_official 146:f64d43ff0c18 6673 __IO uint32_t QDCTRL; /**< Quadrature Decoder Control And Status, offset: 0x80 */
mbed_official 146:f64d43ff0c18 6674 __IO uint32_t CONF; /**< Configuration, offset: 0x84 */
mbed_official 146:f64d43ff0c18 6675 __IO uint32_t FLTPOL; /**< FTM Fault Input Polarity, offset: 0x88 */
mbed_official 146:f64d43ff0c18 6676 __IO uint32_t SYNCONF; /**< Synchronization Configuration, offset: 0x8C */
mbed_official 146:f64d43ff0c18 6677 __IO uint32_t INVCTRL; /**< FTM Inverting Control, offset: 0x90 */
mbed_official 146:f64d43ff0c18 6678 __IO uint32_t SWOCTRL; /**< FTM Software Output Control, offset: 0x94 */
mbed_official 146:f64d43ff0c18 6679 __IO uint32_t PWMLOAD; /**< FTM PWM Load, offset: 0x98 */
mbed_official 146:f64d43ff0c18 6680 } FTM_Type, *FTM_MemMapPtr;
mbed_official 146:f64d43ff0c18 6681
mbed_official 146:f64d43ff0c18 6682 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6683 -- FTM - Register accessor macros
mbed_official 146:f64d43ff0c18 6684 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6685
mbed_official 146:f64d43ff0c18 6686 /*!
mbed_official 146:f64d43ff0c18 6687 * @addtogroup FTM_Register_Accessor_Macros FTM - Register accessor macros
mbed_official 146:f64d43ff0c18 6688 * @{
mbed_official 146:f64d43ff0c18 6689 */
mbed_official 146:f64d43ff0c18 6690
mbed_official 146:f64d43ff0c18 6691
mbed_official 146:f64d43ff0c18 6692 /* FTM - Register accessors */
mbed_official 146:f64d43ff0c18 6693 #define FTM_SC_REG(base) ((base)->SC)
mbed_official 146:f64d43ff0c18 6694 #define FTM_CNT_REG(base) ((base)->CNT)
mbed_official 146:f64d43ff0c18 6695 #define FTM_MOD_REG(base) ((base)->MOD)
mbed_official 146:f64d43ff0c18 6696 #define FTM_CnSC_REG(base,index) ((base)->CONTROLS[index].CnSC)
mbed_official 146:f64d43ff0c18 6697 #define FTM_CnV_REG(base,index) ((base)->CONTROLS[index].CnV)
mbed_official 146:f64d43ff0c18 6698 #define FTM_CNTIN_REG(base) ((base)->CNTIN)
mbed_official 146:f64d43ff0c18 6699 #define FTM_STATUS_REG(base) ((base)->STATUS)
mbed_official 146:f64d43ff0c18 6700 #define FTM_MODE_REG(base) ((base)->MODE)
mbed_official 146:f64d43ff0c18 6701 #define FTM_SYNC_REG(base) ((base)->SYNC)
mbed_official 146:f64d43ff0c18 6702 #define FTM_OUTINIT_REG(base) ((base)->OUTINIT)
mbed_official 146:f64d43ff0c18 6703 #define FTM_OUTMASK_REG(base) ((base)->OUTMASK)
mbed_official 146:f64d43ff0c18 6704 #define FTM_COMBINE_REG(base) ((base)->COMBINE)
mbed_official 146:f64d43ff0c18 6705 #define FTM_DEADTIME_REG(base) ((base)->DEADTIME)
mbed_official 146:f64d43ff0c18 6706 #define FTM_EXTTRIG_REG(base) ((base)->EXTTRIG)
mbed_official 146:f64d43ff0c18 6707 #define FTM_POL_REG(base) ((base)->POL)
mbed_official 146:f64d43ff0c18 6708 #define FTM_FMS_REG(base) ((base)->FMS)
mbed_official 146:f64d43ff0c18 6709 #define FTM_FILTER_REG(base) ((base)->FILTER)
mbed_official 146:f64d43ff0c18 6710 #define FTM_FLTCTRL_REG(base) ((base)->FLTCTRL)
mbed_official 146:f64d43ff0c18 6711 #define FTM_QDCTRL_REG(base) ((base)->QDCTRL)
mbed_official 146:f64d43ff0c18 6712 #define FTM_CONF_REG(base) ((base)->CONF)
mbed_official 146:f64d43ff0c18 6713 #define FTM_FLTPOL_REG(base) ((base)->FLTPOL)
mbed_official 146:f64d43ff0c18 6714 #define FTM_SYNCONF_REG(base) ((base)->SYNCONF)
mbed_official 146:f64d43ff0c18 6715 #define FTM_INVCTRL_REG(base) ((base)->INVCTRL)
mbed_official 146:f64d43ff0c18 6716 #define FTM_SWOCTRL_REG(base) ((base)->SWOCTRL)
mbed_official 146:f64d43ff0c18 6717 #define FTM_PWMLOAD_REG(base) ((base)->PWMLOAD)
mbed_official 146:f64d43ff0c18 6718
mbed_official 146:f64d43ff0c18 6719 /*!
mbed_official 146:f64d43ff0c18 6720 * @}
mbed_official 146:f64d43ff0c18 6721 */ /* end of group FTM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 6722
mbed_official 146:f64d43ff0c18 6723
mbed_official 146:f64d43ff0c18 6724 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 6725 -- FTM Register Masks
mbed_official 146:f64d43ff0c18 6726 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 6727
mbed_official 146:f64d43ff0c18 6728 /*!
mbed_official 146:f64d43ff0c18 6729 * @addtogroup FTM_Register_Masks FTM Register Masks
mbed_official 146:f64d43ff0c18 6730 * @{
mbed_official 146:f64d43ff0c18 6731 */
mbed_official 146:f64d43ff0c18 6732
mbed_official 146:f64d43ff0c18 6733 /* SC Bit Fields */
mbed_official 146:f64d43ff0c18 6734 #define FTM_SC_PS_MASK 0x7u
mbed_official 146:f64d43ff0c18 6735 #define FTM_SC_PS_SHIFT 0
mbed_official 146:f64d43ff0c18 6736 #define FTM_SC_PS(x) (((uint32_t)(((uint32_t)(x))<<FTM_SC_PS_SHIFT))&FTM_SC_PS_MASK)
mbed_official 146:f64d43ff0c18 6737 #define FTM_SC_CLKS_MASK 0x18u
mbed_official 146:f64d43ff0c18 6738 #define FTM_SC_CLKS_SHIFT 3
mbed_official 146:f64d43ff0c18 6739 #define FTM_SC_CLKS(x) (((uint32_t)(((uint32_t)(x))<<FTM_SC_CLKS_SHIFT))&FTM_SC_CLKS_MASK)
mbed_official 146:f64d43ff0c18 6740 #define FTM_SC_CPWMS_MASK 0x20u
mbed_official 146:f64d43ff0c18 6741 #define FTM_SC_CPWMS_SHIFT 5
mbed_official 146:f64d43ff0c18 6742 #define FTM_SC_TOIE_MASK 0x40u
mbed_official 146:f64d43ff0c18 6743 #define FTM_SC_TOIE_SHIFT 6
mbed_official 146:f64d43ff0c18 6744 #define FTM_SC_TOF_MASK 0x80u
mbed_official 146:f64d43ff0c18 6745 #define FTM_SC_TOF_SHIFT 7
mbed_official 146:f64d43ff0c18 6746 /* CNT Bit Fields */
mbed_official 146:f64d43ff0c18 6747 #define FTM_CNT_COUNT_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 6748 #define FTM_CNT_COUNT_SHIFT 0
mbed_official 146:f64d43ff0c18 6749 #define FTM_CNT_COUNT(x) (((uint32_t)(((uint32_t)(x))<<FTM_CNT_COUNT_SHIFT))&FTM_CNT_COUNT_MASK)
mbed_official 146:f64d43ff0c18 6750 /* MOD Bit Fields */
mbed_official 146:f64d43ff0c18 6751 #define FTM_MOD_MOD_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 6752 #define FTM_MOD_MOD_SHIFT 0
mbed_official 146:f64d43ff0c18 6753 #define FTM_MOD_MOD(x) (((uint32_t)(((uint32_t)(x))<<FTM_MOD_MOD_SHIFT))&FTM_MOD_MOD_MASK)
mbed_official 146:f64d43ff0c18 6754 /* CnSC Bit Fields */
mbed_official 146:f64d43ff0c18 6755 #define FTM_CnSC_DMA_MASK 0x1u
mbed_official 146:f64d43ff0c18 6756 #define FTM_CnSC_DMA_SHIFT 0
mbed_official 146:f64d43ff0c18 6757 #define FTM_CnSC_ELSA_MASK 0x4u
mbed_official 146:f64d43ff0c18 6758 #define FTM_CnSC_ELSA_SHIFT 2
mbed_official 146:f64d43ff0c18 6759 #define FTM_CnSC_ELSB_MASK 0x8u
mbed_official 146:f64d43ff0c18 6760 #define FTM_CnSC_ELSB_SHIFT 3
mbed_official 146:f64d43ff0c18 6761 #define FTM_CnSC_MSA_MASK 0x10u
mbed_official 146:f64d43ff0c18 6762 #define FTM_CnSC_MSA_SHIFT 4
mbed_official 146:f64d43ff0c18 6763 #define FTM_CnSC_MSB_MASK 0x20u
mbed_official 146:f64d43ff0c18 6764 #define FTM_CnSC_MSB_SHIFT 5
mbed_official 146:f64d43ff0c18 6765 #define FTM_CnSC_CHIE_MASK 0x40u
mbed_official 146:f64d43ff0c18 6766 #define FTM_CnSC_CHIE_SHIFT 6
mbed_official 146:f64d43ff0c18 6767 #define FTM_CnSC_CHF_MASK 0x80u
mbed_official 146:f64d43ff0c18 6768 #define FTM_CnSC_CHF_SHIFT 7
mbed_official 146:f64d43ff0c18 6769 /* CnV Bit Fields */
mbed_official 146:f64d43ff0c18 6770 #define FTM_CnV_VAL_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 6771 #define FTM_CnV_VAL_SHIFT 0
mbed_official 146:f64d43ff0c18 6772 #define FTM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_CnV_VAL_SHIFT))&FTM_CnV_VAL_MASK)
mbed_official 146:f64d43ff0c18 6773 /* CNTIN Bit Fields */
mbed_official 146:f64d43ff0c18 6774 #define FTM_CNTIN_INIT_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 6775 #define FTM_CNTIN_INIT_SHIFT 0
mbed_official 146:f64d43ff0c18 6776 #define FTM_CNTIN_INIT(x) (((uint32_t)(((uint32_t)(x))<<FTM_CNTIN_INIT_SHIFT))&FTM_CNTIN_INIT_MASK)
mbed_official 146:f64d43ff0c18 6777 /* STATUS Bit Fields */
mbed_official 146:f64d43ff0c18 6778 #define FTM_STATUS_CH0F_MASK 0x1u
mbed_official 146:f64d43ff0c18 6779 #define FTM_STATUS_CH0F_SHIFT 0
mbed_official 146:f64d43ff0c18 6780 #define FTM_STATUS_CH1F_MASK 0x2u
mbed_official 146:f64d43ff0c18 6781 #define FTM_STATUS_CH1F_SHIFT 1
mbed_official 146:f64d43ff0c18 6782 #define FTM_STATUS_CH2F_MASK 0x4u
mbed_official 146:f64d43ff0c18 6783 #define FTM_STATUS_CH2F_SHIFT 2
mbed_official 146:f64d43ff0c18 6784 #define FTM_STATUS_CH3F_MASK 0x8u
mbed_official 146:f64d43ff0c18 6785 #define FTM_STATUS_CH3F_SHIFT 3
mbed_official 146:f64d43ff0c18 6786 #define FTM_STATUS_CH4F_MASK 0x10u
mbed_official 146:f64d43ff0c18 6787 #define FTM_STATUS_CH4F_SHIFT 4
mbed_official 146:f64d43ff0c18 6788 #define FTM_STATUS_CH5F_MASK 0x20u
mbed_official 146:f64d43ff0c18 6789 #define FTM_STATUS_CH5F_SHIFT 5
mbed_official 146:f64d43ff0c18 6790 #define FTM_STATUS_CH6F_MASK 0x40u
mbed_official 146:f64d43ff0c18 6791 #define FTM_STATUS_CH6F_SHIFT 6
mbed_official 146:f64d43ff0c18 6792 #define FTM_STATUS_CH7F_MASK 0x80u
mbed_official 146:f64d43ff0c18 6793 #define FTM_STATUS_CH7F_SHIFT 7
mbed_official 146:f64d43ff0c18 6794 /* MODE Bit Fields */
mbed_official 146:f64d43ff0c18 6795 #define FTM_MODE_FTMEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 6796 #define FTM_MODE_FTMEN_SHIFT 0
mbed_official 146:f64d43ff0c18 6797 #define FTM_MODE_INIT_MASK 0x2u
mbed_official 146:f64d43ff0c18 6798 #define FTM_MODE_INIT_SHIFT 1
mbed_official 146:f64d43ff0c18 6799 #define FTM_MODE_WPDIS_MASK 0x4u
mbed_official 146:f64d43ff0c18 6800 #define FTM_MODE_WPDIS_SHIFT 2
mbed_official 146:f64d43ff0c18 6801 #define FTM_MODE_PWMSYNC_MASK 0x8u
mbed_official 146:f64d43ff0c18 6802 #define FTM_MODE_PWMSYNC_SHIFT 3
mbed_official 146:f64d43ff0c18 6803 #define FTM_MODE_CAPTEST_MASK 0x10u
mbed_official 146:f64d43ff0c18 6804 #define FTM_MODE_CAPTEST_SHIFT 4
mbed_official 146:f64d43ff0c18 6805 #define FTM_MODE_FAULTM_MASK 0x60u
mbed_official 146:f64d43ff0c18 6806 #define FTM_MODE_FAULTM_SHIFT 5
mbed_official 146:f64d43ff0c18 6807 #define FTM_MODE_FAULTM(x) (((uint32_t)(((uint32_t)(x))<<FTM_MODE_FAULTM_SHIFT))&FTM_MODE_FAULTM_MASK)
mbed_official 146:f64d43ff0c18 6808 #define FTM_MODE_FAULTIE_MASK 0x80u
mbed_official 146:f64d43ff0c18 6809 #define FTM_MODE_FAULTIE_SHIFT 7
mbed_official 146:f64d43ff0c18 6810 /* SYNC Bit Fields */
mbed_official 146:f64d43ff0c18 6811 #define FTM_SYNC_CNTMIN_MASK 0x1u
mbed_official 146:f64d43ff0c18 6812 #define FTM_SYNC_CNTMIN_SHIFT 0
mbed_official 146:f64d43ff0c18 6813 #define FTM_SYNC_CNTMAX_MASK 0x2u
mbed_official 146:f64d43ff0c18 6814 #define FTM_SYNC_CNTMAX_SHIFT 1
mbed_official 146:f64d43ff0c18 6815 #define FTM_SYNC_REINIT_MASK 0x4u
mbed_official 146:f64d43ff0c18 6816 #define FTM_SYNC_REINIT_SHIFT 2
mbed_official 146:f64d43ff0c18 6817 #define FTM_SYNC_SYNCHOM_MASK 0x8u
mbed_official 146:f64d43ff0c18 6818 #define FTM_SYNC_SYNCHOM_SHIFT 3
mbed_official 146:f64d43ff0c18 6819 #define FTM_SYNC_TRIG0_MASK 0x10u
mbed_official 146:f64d43ff0c18 6820 #define FTM_SYNC_TRIG0_SHIFT 4
mbed_official 146:f64d43ff0c18 6821 #define FTM_SYNC_TRIG1_MASK 0x20u
mbed_official 146:f64d43ff0c18 6822 #define FTM_SYNC_TRIG1_SHIFT 5
mbed_official 146:f64d43ff0c18 6823 #define FTM_SYNC_TRIG2_MASK 0x40u
mbed_official 146:f64d43ff0c18 6824 #define FTM_SYNC_TRIG2_SHIFT 6
mbed_official 146:f64d43ff0c18 6825 #define FTM_SYNC_SWSYNC_MASK 0x80u
mbed_official 146:f64d43ff0c18 6826 #define FTM_SYNC_SWSYNC_SHIFT 7
mbed_official 146:f64d43ff0c18 6827 /* OUTINIT Bit Fields */
mbed_official 146:f64d43ff0c18 6828 #define FTM_OUTINIT_CH0OI_MASK 0x1u
mbed_official 146:f64d43ff0c18 6829 #define FTM_OUTINIT_CH0OI_SHIFT 0
mbed_official 146:f64d43ff0c18 6830 #define FTM_OUTINIT_CH1OI_MASK 0x2u
mbed_official 146:f64d43ff0c18 6831 #define FTM_OUTINIT_CH1OI_SHIFT 1
mbed_official 146:f64d43ff0c18 6832 #define FTM_OUTINIT_CH2OI_MASK 0x4u
mbed_official 146:f64d43ff0c18 6833 #define FTM_OUTINIT_CH2OI_SHIFT 2
mbed_official 146:f64d43ff0c18 6834 #define FTM_OUTINIT_CH3OI_MASK 0x8u
mbed_official 146:f64d43ff0c18 6835 #define FTM_OUTINIT_CH3OI_SHIFT 3
mbed_official 146:f64d43ff0c18 6836 #define FTM_OUTINIT_CH4OI_MASK 0x10u
mbed_official 146:f64d43ff0c18 6837 #define FTM_OUTINIT_CH4OI_SHIFT 4
mbed_official 146:f64d43ff0c18 6838 #define FTM_OUTINIT_CH5OI_MASK 0x20u
mbed_official 146:f64d43ff0c18 6839 #define FTM_OUTINIT_CH5OI_SHIFT 5
mbed_official 146:f64d43ff0c18 6840 #define FTM_OUTINIT_CH6OI_MASK 0x40u
mbed_official 146:f64d43ff0c18 6841 #define FTM_OUTINIT_CH6OI_SHIFT 6
mbed_official 146:f64d43ff0c18 6842 #define FTM_OUTINIT_CH7OI_MASK 0x80u
mbed_official 146:f64d43ff0c18 6843 #define FTM_OUTINIT_CH7OI_SHIFT 7
mbed_official 146:f64d43ff0c18 6844 /* OUTMASK Bit Fields */
mbed_official 146:f64d43ff0c18 6845 #define FTM_OUTMASK_CH0OM_MASK 0x1u
mbed_official 146:f64d43ff0c18 6846 #define FTM_OUTMASK_CH0OM_SHIFT 0
mbed_official 146:f64d43ff0c18 6847 #define FTM_OUTMASK_CH1OM_MASK 0x2u
mbed_official 146:f64d43ff0c18 6848 #define FTM_OUTMASK_CH1OM_SHIFT 1
mbed_official 146:f64d43ff0c18 6849 #define FTM_OUTMASK_CH2OM_MASK 0x4u
mbed_official 146:f64d43ff0c18 6850 #define FTM_OUTMASK_CH2OM_SHIFT 2
mbed_official 146:f64d43ff0c18 6851 #define FTM_OUTMASK_CH3OM_MASK 0x8u
mbed_official 146:f64d43ff0c18 6852 #define FTM_OUTMASK_CH3OM_SHIFT 3
mbed_official 146:f64d43ff0c18 6853 #define FTM_OUTMASK_CH4OM_MASK 0x10u
mbed_official 146:f64d43ff0c18 6854 #define FTM_OUTMASK_CH4OM_SHIFT 4
mbed_official 146:f64d43ff0c18 6855 #define FTM_OUTMASK_CH5OM_MASK 0x20u
mbed_official 146:f64d43ff0c18 6856 #define FTM_OUTMASK_CH5OM_SHIFT 5
mbed_official 146:f64d43ff0c18 6857 #define FTM_OUTMASK_CH6OM_MASK 0x40u
mbed_official 146:f64d43ff0c18 6858 #define FTM_OUTMASK_CH6OM_SHIFT 6
mbed_official 146:f64d43ff0c18 6859 #define FTM_OUTMASK_CH7OM_MASK 0x80u
mbed_official 146:f64d43ff0c18 6860 #define FTM_OUTMASK_CH7OM_SHIFT 7
mbed_official 146:f64d43ff0c18 6861 /* COMBINE Bit Fields */
mbed_official 146:f64d43ff0c18 6862 #define FTM_COMBINE_COMBINE0_MASK 0x1u
mbed_official 146:f64d43ff0c18 6863 #define FTM_COMBINE_COMBINE0_SHIFT 0
mbed_official 146:f64d43ff0c18 6864 #define FTM_COMBINE_COMP0_MASK 0x2u
mbed_official 146:f64d43ff0c18 6865 #define FTM_COMBINE_COMP0_SHIFT 1
mbed_official 146:f64d43ff0c18 6866 #define FTM_COMBINE_DECAPEN0_MASK 0x4u
mbed_official 146:f64d43ff0c18 6867 #define FTM_COMBINE_DECAPEN0_SHIFT 2
mbed_official 146:f64d43ff0c18 6868 #define FTM_COMBINE_DECAP0_MASK 0x8u
mbed_official 146:f64d43ff0c18 6869 #define FTM_COMBINE_DECAP0_SHIFT 3
mbed_official 146:f64d43ff0c18 6870 #define FTM_COMBINE_DTEN0_MASK 0x10u
mbed_official 146:f64d43ff0c18 6871 #define FTM_COMBINE_DTEN0_SHIFT 4
mbed_official 146:f64d43ff0c18 6872 #define FTM_COMBINE_SYNCEN0_MASK 0x20u
mbed_official 146:f64d43ff0c18 6873 #define FTM_COMBINE_SYNCEN0_SHIFT 5
mbed_official 146:f64d43ff0c18 6874 #define FTM_COMBINE_FAULTEN0_MASK 0x40u
mbed_official 146:f64d43ff0c18 6875 #define FTM_COMBINE_FAULTEN0_SHIFT 6
mbed_official 146:f64d43ff0c18 6876 #define FTM_COMBINE_COMBINE1_MASK 0x100u
mbed_official 146:f64d43ff0c18 6877 #define FTM_COMBINE_COMBINE1_SHIFT 8
mbed_official 146:f64d43ff0c18 6878 #define FTM_COMBINE_COMP1_MASK 0x200u
mbed_official 146:f64d43ff0c18 6879 #define FTM_COMBINE_COMP1_SHIFT 9
mbed_official 146:f64d43ff0c18 6880 #define FTM_COMBINE_DECAPEN1_MASK 0x400u
mbed_official 146:f64d43ff0c18 6881 #define FTM_COMBINE_DECAPEN1_SHIFT 10
mbed_official 146:f64d43ff0c18 6882 #define FTM_COMBINE_DECAP1_MASK 0x800u
mbed_official 146:f64d43ff0c18 6883 #define FTM_COMBINE_DECAP1_SHIFT 11
mbed_official 146:f64d43ff0c18 6884 #define FTM_COMBINE_DTEN1_MASK 0x1000u
mbed_official 146:f64d43ff0c18 6885 #define FTM_COMBINE_DTEN1_SHIFT 12
mbed_official 146:f64d43ff0c18 6886 #define FTM_COMBINE_SYNCEN1_MASK 0x2000u
mbed_official 146:f64d43ff0c18 6887 #define FTM_COMBINE_SYNCEN1_SHIFT 13
mbed_official 146:f64d43ff0c18 6888 #define FTM_COMBINE_FAULTEN1_MASK 0x4000u
mbed_official 146:f64d43ff0c18 6889 #define FTM_COMBINE_FAULTEN1_SHIFT 14
mbed_official 146:f64d43ff0c18 6890 #define FTM_COMBINE_COMBINE2_MASK 0x10000u
mbed_official 146:f64d43ff0c18 6891 #define FTM_COMBINE_COMBINE2_SHIFT 16
mbed_official 146:f64d43ff0c18 6892 #define FTM_COMBINE_COMP2_MASK 0x20000u
mbed_official 146:f64d43ff0c18 6893 #define FTM_COMBINE_COMP2_SHIFT 17
mbed_official 146:f64d43ff0c18 6894 #define FTM_COMBINE_DECAPEN2_MASK 0x40000u
mbed_official 146:f64d43ff0c18 6895 #define FTM_COMBINE_DECAPEN2_SHIFT 18
mbed_official 146:f64d43ff0c18 6896 #define FTM_COMBINE_DECAP2_MASK 0x80000u
mbed_official 146:f64d43ff0c18 6897 #define FTM_COMBINE_DECAP2_SHIFT 19
mbed_official 146:f64d43ff0c18 6898 #define FTM_COMBINE_DTEN2_MASK 0x100000u
mbed_official 146:f64d43ff0c18 6899 #define FTM_COMBINE_DTEN2_SHIFT 20
mbed_official 146:f64d43ff0c18 6900 #define FTM_COMBINE_SYNCEN2_MASK 0x200000u
mbed_official 146:f64d43ff0c18 6901 #define FTM_COMBINE_SYNCEN2_SHIFT 21
mbed_official 146:f64d43ff0c18 6902 #define FTM_COMBINE_FAULTEN2_MASK 0x400000u
mbed_official 146:f64d43ff0c18 6903 #define FTM_COMBINE_FAULTEN2_SHIFT 22
mbed_official 146:f64d43ff0c18 6904 #define FTM_COMBINE_COMBINE3_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 6905 #define FTM_COMBINE_COMBINE3_SHIFT 24
mbed_official 146:f64d43ff0c18 6906 #define FTM_COMBINE_COMP3_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 6907 #define FTM_COMBINE_COMP3_SHIFT 25
mbed_official 146:f64d43ff0c18 6908 #define FTM_COMBINE_DECAPEN3_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 6909 #define FTM_COMBINE_DECAPEN3_SHIFT 26
mbed_official 146:f64d43ff0c18 6910 #define FTM_COMBINE_DECAP3_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 6911 #define FTM_COMBINE_DECAP3_SHIFT 27
mbed_official 146:f64d43ff0c18 6912 #define FTM_COMBINE_DTEN3_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 6913 #define FTM_COMBINE_DTEN3_SHIFT 28
mbed_official 146:f64d43ff0c18 6914 #define FTM_COMBINE_SYNCEN3_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 6915 #define FTM_COMBINE_SYNCEN3_SHIFT 29
mbed_official 146:f64d43ff0c18 6916 #define FTM_COMBINE_FAULTEN3_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 6917 #define FTM_COMBINE_FAULTEN3_SHIFT 30
mbed_official 146:f64d43ff0c18 6918 /* DEADTIME Bit Fields */
mbed_official 146:f64d43ff0c18 6919 #define FTM_DEADTIME_DTVAL_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 6920 #define FTM_DEADTIME_DTVAL_SHIFT 0
mbed_official 146:f64d43ff0c18 6921 #define FTM_DEADTIME_DTVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTVAL_SHIFT))&FTM_DEADTIME_DTVAL_MASK)
mbed_official 146:f64d43ff0c18 6922 #define FTM_DEADTIME_DTPS_MASK 0xC0u
mbed_official 146:f64d43ff0c18 6923 #define FTM_DEADTIME_DTPS_SHIFT 6
mbed_official 146:f64d43ff0c18 6924 #define FTM_DEADTIME_DTPS(x) (((uint32_t)(((uint32_t)(x))<<FTM_DEADTIME_DTPS_SHIFT))&FTM_DEADTIME_DTPS_MASK)
mbed_official 146:f64d43ff0c18 6925 /* EXTTRIG Bit Fields */
mbed_official 146:f64d43ff0c18 6926 #define FTM_EXTTRIG_CH2TRIG_MASK 0x1u
mbed_official 146:f64d43ff0c18 6927 #define FTM_EXTTRIG_CH2TRIG_SHIFT 0
mbed_official 146:f64d43ff0c18 6928 #define FTM_EXTTRIG_CH3TRIG_MASK 0x2u
mbed_official 146:f64d43ff0c18 6929 #define FTM_EXTTRIG_CH3TRIG_SHIFT 1
mbed_official 146:f64d43ff0c18 6930 #define FTM_EXTTRIG_CH4TRIG_MASK 0x4u
mbed_official 146:f64d43ff0c18 6931 #define FTM_EXTTRIG_CH4TRIG_SHIFT 2
mbed_official 146:f64d43ff0c18 6932 #define FTM_EXTTRIG_CH5TRIG_MASK 0x8u
mbed_official 146:f64d43ff0c18 6933 #define FTM_EXTTRIG_CH5TRIG_SHIFT 3
mbed_official 146:f64d43ff0c18 6934 #define FTM_EXTTRIG_CH0TRIG_MASK 0x10u
mbed_official 146:f64d43ff0c18 6935 #define FTM_EXTTRIG_CH0TRIG_SHIFT 4
mbed_official 146:f64d43ff0c18 6936 #define FTM_EXTTRIG_CH1TRIG_MASK 0x20u
mbed_official 146:f64d43ff0c18 6937 #define FTM_EXTTRIG_CH1TRIG_SHIFT 5
mbed_official 146:f64d43ff0c18 6938 #define FTM_EXTTRIG_INITTRIGEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 6939 #define FTM_EXTTRIG_INITTRIGEN_SHIFT 6
mbed_official 146:f64d43ff0c18 6940 #define FTM_EXTTRIG_TRIGF_MASK 0x80u
mbed_official 146:f64d43ff0c18 6941 #define FTM_EXTTRIG_TRIGF_SHIFT 7
mbed_official 146:f64d43ff0c18 6942 /* POL Bit Fields */
mbed_official 146:f64d43ff0c18 6943 #define FTM_POL_POL0_MASK 0x1u
mbed_official 146:f64d43ff0c18 6944 #define FTM_POL_POL0_SHIFT 0
mbed_official 146:f64d43ff0c18 6945 #define FTM_POL_POL1_MASK 0x2u
mbed_official 146:f64d43ff0c18 6946 #define FTM_POL_POL1_SHIFT 1
mbed_official 146:f64d43ff0c18 6947 #define FTM_POL_POL2_MASK 0x4u
mbed_official 146:f64d43ff0c18 6948 #define FTM_POL_POL2_SHIFT 2
mbed_official 146:f64d43ff0c18 6949 #define FTM_POL_POL3_MASK 0x8u
mbed_official 146:f64d43ff0c18 6950 #define FTM_POL_POL3_SHIFT 3
mbed_official 146:f64d43ff0c18 6951 #define FTM_POL_POL4_MASK 0x10u
mbed_official 146:f64d43ff0c18 6952 #define FTM_POL_POL4_SHIFT 4
mbed_official 146:f64d43ff0c18 6953 #define FTM_POL_POL5_MASK 0x20u
mbed_official 146:f64d43ff0c18 6954 #define FTM_POL_POL5_SHIFT 5
mbed_official 146:f64d43ff0c18 6955 #define FTM_POL_POL6_MASK 0x40u
mbed_official 146:f64d43ff0c18 6956 #define FTM_POL_POL6_SHIFT 6
mbed_official 146:f64d43ff0c18 6957 #define FTM_POL_POL7_MASK 0x80u
mbed_official 146:f64d43ff0c18 6958 #define FTM_POL_POL7_SHIFT 7
mbed_official 146:f64d43ff0c18 6959 /* FMS Bit Fields */
mbed_official 146:f64d43ff0c18 6960 #define FTM_FMS_FAULTF0_MASK 0x1u
mbed_official 146:f64d43ff0c18 6961 #define FTM_FMS_FAULTF0_SHIFT 0
mbed_official 146:f64d43ff0c18 6962 #define FTM_FMS_FAULTF1_MASK 0x2u
mbed_official 146:f64d43ff0c18 6963 #define FTM_FMS_FAULTF1_SHIFT 1
mbed_official 146:f64d43ff0c18 6964 #define FTM_FMS_FAULTF2_MASK 0x4u
mbed_official 146:f64d43ff0c18 6965 #define FTM_FMS_FAULTF2_SHIFT 2
mbed_official 146:f64d43ff0c18 6966 #define FTM_FMS_FAULTF3_MASK 0x8u
mbed_official 146:f64d43ff0c18 6967 #define FTM_FMS_FAULTF3_SHIFT 3
mbed_official 146:f64d43ff0c18 6968 #define FTM_FMS_FAULTIN_MASK 0x20u
mbed_official 146:f64d43ff0c18 6969 #define FTM_FMS_FAULTIN_SHIFT 5
mbed_official 146:f64d43ff0c18 6970 #define FTM_FMS_WPEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 6971 #define FTM_FMS_WPEN_SHIFT 6
mbed_official 146:f64d43ff0c18 6972 #define FTM_FMS_FAULTF_MASK 0x80u
mbed_official 146:f64d43ff0c18 6973 #define FTM_FMS_FAULTF_SHIFT 7
mbed_official 146:f64d43ff0c18 6974 /* FILTER Bit Fields */
mbed_official 146:f64d43ff0c18 6975 #define FTM_FILTER_CH0FVAL_MASK 0xFu
mbed_official 146:f64d43ff0c18 6976 #define FTM_FILTER_CH0FVAL_SHIFT 0
mbed_official 146:f64d43ff0c18 6977 #define FTM_FILTER_CH0FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH0FVAL_SHIFT))&FTM_FILTER_CH0FVAL_MASK)
mbed_official 146:f64d43ff0c18 6978 #define FTM_FILTER_CH1FVAL_MASK 0xF0u
mbed_official 146:f64d43ff0c18 6979 #define FTM_FILTER_CH1FVAL_SHIFT 4
mbed_official 146:f64d43ff0c18 6980 #define FTM_FILTER_CH1FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH1FVAL_SHIFT))&FTM_FILTER_CH1FVAL_MASK)
mbed_official 146:f64d43ff0c18 6981 #define FTM_FILTER_CH2FVAL_MASK 0xF00u
mbed_official 146:f64d43ff0c18 6982 #define FTM_FILTER_CH2FVAL_SHIFT 8
mbed_official 146:f64d43ff0c18 6983 #define FTM_FILTER_CH2FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH2FVAL_SHIFT))&FTM_FILTER_CH2FVAL_MASK)
mbed_official 146:f64d43ff0c18 6984 #define FTM_FILTER_CH3FVAL_MASK 0xF000u
mbed_official 146:f64d43ff0c18 6985 #define FTM_FILTER_CH3FVAL_SHIFT 12
mbed_official 146:f64d43ff0c18 6986 #define FTM_FILTER_CH3FVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FILTER_CH3FVAL_SHIFT))&FTM_FILTER_CH3FVAL_MASK)
mbed_official 146:f64d43ff0c18 6987 /* FLTCTRL Bit Fields */
mbed_official 146:f64d43ff0c18 6988 #define FTM_FLTCTRL_FAULT0EN_MASK 0x1u
mbed_official 146:f64d43ff0c18 6989 #define FTM_FLTCTRL_FAULT0EN_SHIFT 0
mbed_official 146:f64d43ff0c18 6990 #define FTM_FLTCTRL_FAULT1EN_MASK 0x2u
mbed_official 146:f64d43ff0c18 6991 #define FTM_FLTCTRL_FAULT1EN_SHIFT 1
mbed_official 146:f64d43ff0c18 6992 #define FTM_FLTCTRL_FAULT2EN_MASK 0x4u
mbed_official 146:f64d43ff0c18 6993 #define FTM_FLTCTRL_FAULT2EN_SHIFT 2
mbed_official 146:f64d43ff0c18 6994 #define FTM_FLTCTRL_FAULT3EN_MASK 0x8u
mbed_official 146:f64d43ff0c18 6995 #define FTM_FLTCTRL_FAULT3EN_SHIFT 3
mbed_official 146:f64d43ff0c18 6996 #define FTM_FLTCTRL_FFLTR0EN_MASK 0x10u
mbed_official 146:f64d43ff0c18 6997 #define FTM_FLTCTRL_FFLTR0EN_SHIFT 4
mbed_official 146:f64d43ff0c18 6998 #define FTM_FLTCTRL_FFLTR1EN_MASK 0x20u
mbed_official 146:f64d43ff0c18 6999 #define FTM_FLTCTRL_FFLTR1EN_SHIFT 5
mbed_official 146:f64d43ff0c18 7000 #define FTM_FLTCTRL_FFLTR2EN_MASK 0x40u
mbed_official 146:f64d43ff0c18 7001 #define FTM_FLTCTRL_FFLTR2EN_SHIFT 6
mbed_official 146:f64d43ff0c18 7002 #define FTM_FLTCTRL_FFLTR3EN_MASK 0x80u
mbed_official 146:f64d43ff0c18 7003 #define FTM_FLTCTRL_FFLTR3EN_SHIFT 7
mbed_official 146:f64d43ff0c18 7004 #define FTM_FLTCTRL_FFVAL_MASK 0xF00u
mbed_official 146:f64d43ff0c18 7005 #define FTM_FLTCTRL_FFVAL_SHIFT 8
mbed_official 146:f64d43ff0c18 7006 #define FTM_FLTCTRL_FFVAL(x) (((uint32_t)(((uint32_t)(x))<<FTM_FLTCTRL_FFVAL_SHIFT))&FTM_FLTCTRL_FFVAL_MASK)
mbed_official 146:f64d43ff0c18 7007 /* QDCTRL Bit Fields */
mbed_official 146:f64d43ff0c18 7008 #define FTM_QDCTRL_QUADEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 7009 #define FTM_QDCTRL_QUADEN_SHIFT 0
mbed_official 146:f64d43ff0c18 7010 #define FTM_QDCTRL_TOFDIR_MASK 0x2u
mbed_official 146:f64d43ff0c18 7011 #define FTM_QDCTRL_TOFDIR_SHIFT 1
mbed_official 146:f64d43ff0c18 7012 #define FTM_QDCTRL_QUADIR_MASK 0x4u
mbed_official 146:f64d43ff0c18 7013 #define FTM_QDCTRL_QUADIR_SHIFT 2
mbed_official 146:f64d43ff0c18 7014 #define FTM_QDCTRL_QUADMODE_MASK 0x8u
mbed_official 146:f64d43ff0c18 7015 #define FTM_QDCTRL_QUADMODE_SHIFT 3
mbed_official 146:f64d43ff0c18 7016 #define FTM_QDCTRL_PHBPOL_MASK 0x10u
mbed_official 146:f64d43ff0c18 7017 #define FTM_QDCTRL_PHBPOL_SHIFT 4
mbed_official 146:f64d43ff0c18 7018 #define FTM_QDCTRL_PHAPOL_MASK 0x20u
mbed_official 146:f64d43ff0c18 7019 #define FTM_QDCTRL_PHAPOL_SHIFT 5
mbed_official 146:f64d43ff0c18 7020 #define FTM_QDCTRL_PHBFLTREN_MASK 0x40u
mbed_official 146:f64d43ff0c18 7021 #define FTM_QDCTRL_PHBFLTREN_SHIFT 6
mbed_official 146:f64d43ff0c18 7022 #define FTM_QDCTRL_PHAFLTREN_MASK 0x80u
mbed_official 146:f64d43ff0c18 7023 #define FTM_QDCTRL_PHAFLTREN_SHIFT 7
mbed_official 146:f64d43ff0c18 7024 /* CONF Bit Fields */
mbed_official 146:f64d43ff0c18 7025 #define FTM_CONF_NUMTOF_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 7026 #define FTM_CONF_NUMTOF_SHIFT 0
mbed_official 146:f64d43ff0c18 7027 #define FTM_CONF_NUMTOF(x) (((uint32_t)(((uint32_t)(x))<<FTM_CONF_NUMTOF_SHIFT))&FTM_CONF_NUMTOF_MASK)
mbed_official 146:f64d43ff0c18 7028 #define FTM_CONF_BDMMODE_MASK 0xC0u
mbed_official 146:f64d43ff0c18 7029 #define FTM_CONF_BDMMODE_SHIFT 6
mbed_official 146:f64d43ff0c18 7030 #define FTM_CONF_BDMMODE(x) (((uint32_t)(((uint32_t)(x))<<FTM_CONF_BDMMODE_SHIFT))&FTM_CONF_BDMMODE_MASK)
mbed_official 146:f64d43ff0c18 7031 #define FTM_CONF_GTBEEN_MASK 0x200u
mbed_official 146:f64d43ff0c18 7032 #define FTM_CONF_GTBEEN_SHIFT 9
mbed_official 146:f64d43ff0c18 7033 #define FTM_CONF_GTBEOUT_MASK 0x400u
mbed_official 146:f64d43ff0c18 7034 #define FTM_CONF_GTBEOUT_SHIFT 10
mbed_official 146:f64d43ff0c18 7035 /* FLTPOL Bit Fields */
mbed_official 146:f64d43ff0c18 7036 #define FTM_FLTPOL_FLT0POL_MASK 0x1u
mbed_official 146:f64d43ff0c18 7037 #define FTM_FLTPOL_FLT0POL_SHIFT 0
mbed_official 146:f64d43ff0c18 7038 #define FTM_FLTPOL_FLT1POL_MASK 0x2u
mbed_official 146:f64d43ff0c18 7039 #define FTM_FLTPOL_FLT1POL_SHIFT 1
mbed_official 146:f64d43ff0c18 7040 #define FTM_FLTPOL_FLT2POL_MASK 0x4u
mbed_official 146:f64d43ff0c18 7041 #define FTM_FLTPOL_FLT2POL_SHIFT 2
mbed_official 146:f64d43ff0c18 7042 #define FTM_FLTPOL_FLT3POL_MASK 0x8u
mbed_official 146:f64d43ff0c18 7043 #define FTM_FLTPOL_FLT3POL_SHIFT 3
mbed_official 146:f64d43ff0c18 7044 /* SYNCONF Bit Fields */
mbed_official 146:f64d43ff0c18 7045 #define FTM_SYNCONF_HWTRIGMODE_MASK 0x1u
mbed_official 146:f64d43ff0c18 7046 #define FTM_SYNCONF_HWTRIGMODE_SHIFT 0
mbed_official 146:f64d43ff0c18 7047 #define FTM_SYNCONF_CNTINC_MASK 0x4u
mbed_official 146:f64d43ff0c18 7048 #define FTM_SYNCONF_CNTINC_SHIFT 2
mbed_official 146:f64d43ff0c18 7049 #define FTM_SYNCONF_INVC_MASK 0x10u
mbed_official 146:f64d43ff0c18 7050 #define FTM_SYNCONF_INVC_SHIFT 4
mbed_official 146:f64d43ff0c18 7051 #define FTM_SYNCONF_SWOC_MASK 0x20u
mbed_official 146:f64d43ff0c18 7052 #define FTM_SYNCONF_SWOC_SHIFT 5
mbed_official 146:f64d43ff0c18 7053 #define FTM_SYNCONF_SYNCMODE_MASK 0x80u
mbed_official 146:f64d43ff0c18 7054 #define FTM_SYNCONF_SYNCMODE_SHIFT 7
mbed_official 146:f64d43ff0c18 7055 #define FTM_SYNCONF_SWRSTCNT_MASK 0x100u
mbed_official 146:f64d43ff0c18 7056 #define FTM_SYNCONF_SWRSTCNT_SHIFT 8
mbed_official 146:f64d43ff0c18 7057 #define FTM_SYNCONF_SWWRBUF_MASK 0x200u
mbed_official 146:f64d43ff0c18 7058 #define FTM_SYNCONF_SWWRBUF_SHIFT 9
mbed_official 146:f64d43ff0c18 7059 #define FTM_SYNCONF_SWOM_MASK 0x400u
mbed_official 146:f64d43ff0c18 7060 #define FTM_SYNCONF_SWOM_SHIFT 10
mbed_official 146:f64d43ff0c18 7061 #define FTM_SYNCONF_SWINVC_MASK 0x800u
mbed_official 146:f64d43ff0c18 7062 #define FTM_SYNCONF_SWINVC_SHIFT 11
mbed_official 146:f64d43ff0c18 7063 #define FTM_SYNCONF_SWSOC_MASK 0x1000u
mbed_official 146:f64d43ff0c18 7064 #define FTM_SYNCONF_SWSOC_SHIFT 12
mbed_official 146:f64d43ff0c18 7065 #define FTM_SYNCONF_HWRSTCNT_MASK 0x10000u
mbed_official 146:f64d43ff0c18 7066 #define FTM_SYNCONF_HWRSTCNT_SHIFT 16
mbed_official 146:f64d43ff0c18 7067 #define FTM_SYNCONF_HWWRBUF_MASK 0x20000u
mbed_official 146:f64d43ff0c18 7068 #define FTM_SYNCONF_HWWRBUF_SHIFT 17
mbed_official 146:f64d43ff0c18 7069 #define FTM_SYNCONF_HWOM_MASK 0x40000u
mbed_official 146:f64d43ff0c18 7070 #define FTM_SYNCONF_HWOM_SHIFT 18
mbed_official 146:f64d43ff0c18 7071 #define FTM_SYNCONF_HWINVC_MASK 0x80000u
mbed_official 146:f64d43ff0c18 7072 #define FTM_SYNCONF_HWINVC_SHIFT 19
mbed_official 146:f64d43ff0c18 7073 #define FTM_SYNCONF_HWSOC_MASK 0x100000u
mbed_official 146:f64d43ff0c18 7074 #define FTM_SYNCONF_HWSOC_SHIFT 20
mbed_official 146:f64d43ff0c18 7075 /* INVCTRL Bit Fields */
mbed_official 146:f64d43ff0c18 7076 #define FTM_INVCTRL_INV0EN_MASK 0x1u
mbed_official 146:f64d43ff0c18 7077 #define FTM_INVCTRL_INV0EN_SHIFT 0
mbed_official 146:f64d43ff0c18 7078 #define FTM_INVCTRL_INV1EN_MASK 0x2u
mbed_official 146:f64d43ff0c18 7079 #define FTM_INVCTRL_INV1EN_SHIFT 1
mbed_official 146:f64d43ff0c18 7080 #define FTM_INVCTRL_INV2EN_MASK 0x4u
mbed_official 146:f64d43ff0c18 7081 #define FTM_INVCTRL_INV2EN_SHIFT 2
mbed_official 146:f64d43ff0c18 7082 #define FTM_INVCTRL_INV3EN_MASK 0x8u
mbed_official 146:f64d43ff0c18 7083 #define FTM_INVCTRL_INV3EN_SHIFT 3
mbed_official 146:f64d43ff0c18 7084 /* SWOCTRL Bit Fields */
mbed_official 146:f64d43ff0c18 7085 #define FTM_SWOCTRL_CH0OC_MASK 0x1u
mbed_official 146:f64d43ff0c18 7086 #define FTM_SWOCTRL_CH0OC_SHIFT 0
mbed_official 146:f64d43ff0c18 7087 #define FTM_SWOCTRL_CH1OC_MASK 0x2u
mbed_official 146:f64d43ff0c18 7088 #define FTM_SWOCTRL_CH1OC_SHIFT 1
mbed_official 146:f64d43ff0c18 7089 #define FTM_SWOCTRL_CH2OC_MASK 0x4u
mbed_official 146:f64d43ff0c18 7090 #define FTM_SWOCTRL_CH2OC_SHIFT 2
mbed_official 146:f64d43ff0c18 7091 #define FTM_SWOCTRL_CH3OC_MASK 0x8u
mbed_official 146:f64d43ff0c18 7092 #define FTM_SWOCTRL_CH3OC_SHIFT 3
mbed_official 146:f64d43ff0c18 7093 #define FTM_SWOCTRL_CH4OC_MASK 0x10u
mbed_official 146:f64d43ff0c18 7094 #define FTM_SWOCTRL_CH4OC_SHIFT 4
mbed_official 146:f64d43ff0c18 7095 #define FTM_SWOCTRL_CH5OC_MASK 0x20u
mbed_official 146:f64d43ff0c18 7096 #define FTM_SWOCTRL_CH5OC_SHIFT 5
mbed_official 146:f64d43ff0c18 7097 #define FTM_SWOCTRL_CH6OC_MASK 0x40u
mbed_official 146:f64d43ff0c18 7098 #define FTM_SWOCTRL_CH6OC_SHIFT 6
mbed_official 146:f64d43ff0c18 7099 #define FTM_SWOCTRL_CH7OC_MASK 0x80u
mbed_official 146:f64d43ff0c18 7100 #define FTM_SWOCTRL_CH7OC_SHIFT 7
mbed_official 146:f64d43ff0c18 7101 #define FTM_SWOCTRL_CH0OCV_MASK 0x100u
mbed_official 146:f64d43ff0c18 7102 #define FTM_SWOCTRL_CH0OCV_SHIFT 8
mbed_official 146:f64d43ff0c18 7103 #define FTM_SWOCTRL_CH1OCV_MASK 0x200u
mbed_official 146:f64d43ff0c18 7104 #define FTM_SWOCTRL_CH1OCV_SHIFT 9
mbed_official 146:f64d43ff0c18 7105 #define FTM_SWOCTRL_CH2OCV_MASK 0x400u
mbed_official 146:f64d43ff0c18 7106 #define FTM_SWOCTRL_CH2OCV_SHIFT 10
mbed_official 146:f64d43ff0c18 7107 #define FTM_SWOCTRL_CH3OCV_MASK 0x800u
mbed_official 146:f64d43ff0c18 7108 #define FTM_SWOCTRL_CH3OCV_SHIFT 11
mbed_official 146:f64d43ff0c18 7109 #define FTM_SWOCTRL_CH4OCV_MASK 0x1000u
mbed_official 146:f64d43ff0c18 7110 #define FTM_SWOCTRL_CH4OCV_SHIFT 12
mbed_official 146:f64d43ff0c18 7111 #define FTM_SWOCTRL_CH5OCV_MASK 0x2000u
mbed_official 146:f64d43ff0c18 7112 #define FTM_SWOCTRL_CH5OCV_SHIFT 13
mbed_official 146:f64d43ff0c18 7113 #define FTM_SWOCTRL_CH6OCV_MASK 0x4000u
mbed_official 146:f64d43ff0c18 7114 #define FTM_SWOCTRL_CH6OCV_SHIFT 14
mbed_official 146:f64d43ff0c18 7115 #define FTM_SWOCTRL_CH7OCV_MASK 0x8000u
mbed_official 146:f64d43ff0c18 7116 #define FTM_SWOCTRL_CH7OCV_SHIFT 15
mbed_official 146:f64d43ff0c18 7117 /* PWMLOAD Bit Fields */
mbed_official 146:f64d43ff0c18 7118 #define FTM_PWMLOAD_CH0SEL_MASK 0x1u
mbed_official 146:f64d43ff0c18 7119 #define FTM_PWMLOAD_CH0SEL_SHIFT 0
mbed_official 146:f64d43ff0c18 7120 #define FTM_PWMLOAD_CH1SEL_MASK 0x2u
mbed_official 146:f64d43ff0c18 7121 #define FTM_PWMLOAD_CH1SEL_SHIFT 1
mbed_official 146:f64d43ff0c18 7122 #define FTM_PWMLOAD_CH2SEL_MASK 0x4u
mbed_official 146:f64d43ff0c18 7123 #define FTM_PWMLOAD_CH2SEL_SHIFT 2
mbed_official 146:f64d43ff0c18 7124 #define FTM_PWMLOAD_CH3SEL_MASK 0x8u
mbed_official 146:f64d43ff0c18 7125 #define FTM_PWMLOAD_CH3SEL_SHIFT 3
mbed_official 146:f64d43ff0c18 7126 #define FTM_PWMLOAD_CH4SEL_MASK 0x10u
mbed_official 146:f64d43ff0c18 7127 #define FTM_PWMLOAD_CH4SEL_SHIFT 4
mbed_official 146:f64d43ff0c18 7128 #define FTM_PWMLOAD_CH5SEL_MASK 0x20u
mbed_official 146:f64d43ff0c18 7129 #define FTM_PWMLOAD_CH5SEL_SHIFT 5
mbed_official 146:f64d43ff0c18 7130 #define FTM_PWMLOAD_CH6SEL_MASK 0x40u
mbed_official 146:f64d43ff0c18 7131 #define FTM_PWMLOAD_CH6SEL_SHIFT 6
mbed_official 146:f64d43ff0c18 7132 #define FTM_PWMLOAD_CH7SEL_MASK 0x80u
mbed_official 146:f64d43ff0c18 7133 #define FTM_PWMLOAD_CH7SEL_SHIFT 7
mbed_official 146:f64d43ff0c18 7134 #define FTM_PWMLOAD_LDOK_MASK 0x200u
mbed_official 146:f64d43ff0c18 7135 #define FTM_PWMLOAD_LDOK_SHIFT 9
mbed_official 146:f64d43ff0c18 7136
mbed_official 146:f64d43ff0c18 7137 /*!
mbed_official 146:f64d43ff0c18 7138 * @}
mbed_official 146:f64d43ff0c18 7139 */ /* end of group FTM_Register_Masks */
mbed_official 146:f64d43ff0c18 7140
mbed_official 146:f64d43ff0c18 7141
mbed_official 146:f64d43ff0c18 7142 /* FTM - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 7143 /** Peripheral FTM0 base address */
mbed_official 146:f64d43ff0c18 7144 #define FTM0_BASE (0x40038000u)
mbed_official 146:f64d43ff0c18 7145 /** Peripheral FTM0 base pointer */
mbed_official 146:f64d43ff0c18 7146 #define FTM0 ((FTM_Type *)FTM0_BASE)
mbed_official 146:f64d43ff0c18 7147 #define FTM0_BASE_PTR (FTM0)
mbed_official 146:f64d43ff0c18 7148 /** Peripheral FTM1 base address */
mbed_official 146:f64d43ff0c18 7149 #define FTM1_BASE (0x40039000u)
mbed_official 146:f64d43ff0c18 7150 /** Peripheral FTM1 base pointer */
mbed_official 146:f64d43ff0c18 7151 #define FTM1 ((FTM_Type *)FTM1_BASE)
mbed_official 146:f64d43ff0c18 7152 #define FTM1_BASE_PTR (FTM1)
mbed_official 146:f64d43ff0c18 7153 /** Peripheral FTM2 base address */
mbed_official 146:f64d43ff0c18 7154 #define FTM2_BASE (0x4003A000u)
mbed_official 146:f64d43ff0c18 7155 /** Peripheral FTM2 base pointer */
mbed_official 146:f64d43ff0c18 7156 #define FTM2 ((FTM_Type *)FTM2_BASE)
mbed_official 146:f64d43ff0c18 7157 #define FTM2_BASE_PTR (FTM2)
mbed_official 146:f64d43ff0c18 7158 /** Peripheral FTM3 base address */
mbed_official 146:f64d43ff0c18 7159 #define FTM3_BASE (0x400B9000u)
mbed_official 146:f64d43ff0c18 7160 /** Peripheral FTM3 base pointer */
mbed_official 146:f64d43ff0c18 7161 #define FTM3 ((FTM_Type *)FTM3_BASE)
mbed_official 146:f64d43ff0c18 7162 #define FTM3_BASE_PTR (FTM3)
mbed_official 324:406fd2029f23 7163 /** Array initializer of FTM peripheral base addresses */
mbed_official 324:406fd2029f23 7164 #define FTM_BASE_ADDRS { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }
mbed_official 146:f64d43ff0c18 7165 /** Array initializer of FTM peripheral base pointers */
mbed_official 324:406fd2029f23 7166 #define FTM_BASE_PTRS { FTM0, FTM1, FTM2, FTM3 }
mbed_official 324:406fd2029f23 7167 /** Interrupt vectors for the FTM peripheral type */
mbed_official 324:406fd2029f23 7168 #define FTM_IRQS { FTM0_IRQn, FTM1_IRQn, FTM2_IRQn, FTM3_IRQn }
mbed_official 146:f64d43ff0c18 7169
mbed_official 146:f64d43ff0c18 7170 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7171 -- FTM - Register accessor macros
mbed_official 146:f64d43ff0c18 7172 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7173
mbed_official 146:f64d43ff0c18 7174 /*!
mbed_official 146:f64d43ff0c18 7175 * @addtogroup FTM_Register_Accessor_Macros FTM - Register accessor macros
mbed_official 146:f64d43ff0c18 7176 * @{
mbed_official 146:f64d43ff0c18 7177 */
mbed_official 146:f64d43ff0c18 7178
mbed_official 146:f64d43ff0c18 7179
mbed_official 146:f64d43ff0c18 7180 /* FTM - Register instance definitions */
mbed_official 146:f64d43ff0c18 7181 /* FTM0 */
mbed_official 146:f64d43ff0c18 7182 #define FTM0_SC FTM_SC_REG(FTM0)
mbed_official 146:f64d43ff0c18 7183 #define FTM0_CNT FTM_CNT_REG(FTM0)
mbed_official 146:f64d43ff0c18 7184 #define FTM0_MOD FTM_MOD_REG(FTM0)
mbed_official 146:f64d43ff0c18 7185 #define FTM0_C0SC FTM_CnSC_REG(FTM0,0)
mbed_official 146:f64d43ff0c18 7186 #define FTM0_C0V FTM_CnV_REG(FTM0,0)
mbed_official 146:f64d43ff0c18 7187 #define FTM0_C1SC FTM_CnSC_REG(FTM0,1)
mbed_official 146:f64d43ff0c18 7188 #define FTM0_C1V FTM_CnV_REG(FTM0,1)
mbed_official 146:f64d43ff0c18 7189 #define FTM0_C2SC FTM_CnSC_REG(FTM0,2)
mbed_official 146:f64d43ff0c18 7190 #define FTM0_C2V FTM_CnV_REG(FTM0,2)
mbed_official 146:f64d43ff0c18 7191 #define FTM0_C3SC FTM_CnSC_REG(FTM0,3)
mbed_official 146:f64d43ff0c18 7192 #define FTM0_C3V FTM_CnV_REG(FTM0,3)
mbed_official 146:f64d43ff0c18 7193 #define FTM0_C4SC FTM_CnSC_REG(FTM0,4)
mbed_official 146:f64d43ff0c18 7194 #define FTM0_C4V FTM_CnV_REG(FTM0,4)
mbed_official 146:f64d43ff0c18 7195 #define FTM0_C5SC FTM_CnSC_REG(FTM0,5)
mbed_official 146:f64d43ff0c18 7196 #define FTM0_C5V FTM_CnV_REG(FTM0,5)
mbed_official 146:f64d43ff0c18 7197 #define FTM0_C6SC FTM_CnSC_REG(FTM0,6)
mbed_official 146:f64d43ff0c18 7198 #define FTM0_C6V FTM_CnV_REG(FTM0,6)
mbed_official 146:f64d43ff0c18 7199 #define FTM0_C7SC FTM_CnSC_REG(FTM0,7)
mbed_official 146:f64d43ff0c18 7200 #define FTM0_C7V FTM_CnV_REG(FTM0,7)
mbed_official 146:f64d43ff0c18 7201 #define FTM0_CNTIN FTM_CNTIN_REG(FTM0)
mbed_official 146:f64d43ff0c18 7202 #define FTM0_STATUS FTM_STATUS_REG(FTM0)
mbed_official 146:f64d43ff0c18 7203 #define FTM0_MODE FTM_MODE_REG(FTM0)
mbed_official 146:f64d43ff0c18 7204 #define FTM0_SYNC FTM_SYNC_REG(FTM0)
mbed_official 146:f64d43ff0c18 7205 #define FTM0_OUTINIT FTM_OUTINIT_REG(FTM0)
mbed_official 146:f64d43ff0c18 7206 #define FTM0_OUTMASK FTM_OUTMASK_REG(FTM0)
mbed_official 146:f64d43ff0c18 7207 #define FTM0_COMBINE FTM_COMBINE_REG(FTM0)
mbed_official 146:f64d43ff0c18 7208 #define FTM0_DEADTIME FTM_DEADTIME_REG(FTM0)
mbed_official 146:f64d43ff0c18 7209 #define FTM0_EXTTRIG FTM_EXTTRIG_REG(FTM0)
mbed_official 146:f64d43ff0c18 7210 #define FTM0_POL FTM_POL_REG(FTM0)
mbed_official 146:f64d43ff0c18 7211 #define FTM0_FMS FTM_FMS_REG(FTM0)
mbed_official 146:f64d43ff0c18 7212 #define FTM0_FILTER FTM_FILTER_REG(FTM0)
mbed_official 146:f64d43ff0c18 7213 #define FTM0_FLTCTRL FTM_FLTCTRL_REG(FTM0)
mbed_official 146:f64d43ff0c18 7214 #define FTM0_QDCTRL FTM_QDCTRL_REG(FTM0)
mbed_official 146:f64d43ff0c18 7215 #define FTM0_CONF FTM_CONF_REG(FTM0)
mbed_official 146:f64d43ff0c18 7216 #define FTM0_FLTPOL FTM_FLTPOL_REG(FTM0)
mbed_official 146:f64d43ff0c18 7217 #define FTM0_SYNCONF FTM_SYNCONF_REG(FTM0)
mbed_official 146:f64d43ff0c18 7218 #define FTM0_INVCTRL FTM_INVCTRL_REG(FTM0)
mbed_official 146:f64d43ff0c18 7219 #define FTM0_SWOCTRL FTM_SWOCTRL_REG(FTM0)
mbed_official 146:f64d43ff0c18 7220 #define FTM0_PWMLOAD FTM_PWMLOAD_REG(FTM0)
mbed_official 146:f64d43ff0c18 7221 /* FTM1 */
mbed_official 146:f64d43ff0c18 7222 #define FTM1_SC FTM_SC_REG(FTM1)
mbed_official 146:f64d43ff0c18 7223 #define FTM1_CNT FTM_CNT_REG(FTM1)
mbed_official 146:f64d43ff0c18 7224 #define FTM1_MOD FTM_MOD_REG(FTM1)
mbed_official 146:f64d43ff0c18 7225 #define FTM1_C0SC FTM_CnSC_REG(FTM1,0)
mbed_official 146:f64d43ff0c18 7226 #define FTM1_C0V FTM_CnV_REG(FTM1,0)
mbed_official 146:f64d43ff0c18 7227 #define FTM1_C1SC FTM_CnSC_REG(FTM1,1)
mbed_official 146:f64d43ff0c18 7228 #define FTM1_C1V FTM_CnV_REG(FTM1,1)
mbed_official 146:f64d43ff0c18 7229 #define FTM1_CNTIN FTM_CNTIN_REG(FTM1)
mbed_official 146:f64d43ff0c18 7230 #define FTM1_STATUS FTM_STATUS_REG(FTM1)
mbed_official 146:f64d43ff0c18 7231 #define FTM1_MODE FTM_MODE_REG(FTM1)
mbed_official 146:f64d43ff0c18 7232 #define FTM1_SYNC FTM_SYNC_REG(FTM1)
mbed_official 146:f64d43ff0c18 7233 #define FTM1_OUTINIT FTM_OUTINIT_REG(FTM1)
mbed_official 146:f64d43ff0c18 7234 #define FTM1_OUTMASK FTM_OUTMASK_REG(FTM1)
mbed_official 146:f64d43ff0c18 7235 #define FTM1_COMBINE FTM_COMBINE_REG(FTM1)
mbed_official 146:f64d43ff0c18 7236 #define FTM1_DEADTIME FTM_DEADTIME_REG(FTM1)
mbed_official 146:f64d43ff0c18 7237 #define FTM1_EXTTRIG FTM_EXTTRIG_REG(FTM1)
mbed_official 146:f64d43ff0c18 7238 #define FTM1_POL FTM_POL_REG(FTM1)
mbed_official 146:f64d43ff0c18 7239 #define FTM1_FMS FTM_FMS_REG(FTM1)
mbed_official 146:f64d43ff0c18 7240 #define FTM1_FILTER FTM_FILTER_REG(FTM1)
mbed_official 146:f64d43ff0c18 7241 #define FTM1_FLTCTRL FTM_FLTCTRL_REG(FTM1)
mbed_official 146:f64d43ff0c18 7242 #define FTM1_QDCTRL FTM_QDCTRL_REG(FTM1)
mbed_official 146:f64d43ff0c18 7243 #define FTM1_CONF FTM_CONF_REG(FTM1)
mbed_official 146:f64d43ff0c18 7244 #define FTM1_FLTPOL FTM_FLTPOL_REG(FTM1)
mbed_official 146:f64d43ff0c18 7245 #define FTM1_SYNCONF FTM_SYNCONF_REG(FTM1)
mbed_official 146:f64d43ff0c18 7246 #define FTM1_INVCTRL FTM_INVCTRL_REG(FTM1)
mbed_official 146:f64d43ff0c18 7247 #define FTM1_SWOCTRL FTM_SWOCTRL_REG(FTM1)
mbed_official 146:f64d43ff0c18 7248 #define FTM1_PWMLOAD FTM_PWMLOAD_REG(FTM1)
mbed_official 146:f64d43ff0c18 7249 /* FTM2 */
mbed_official 146:f64d43ff0c18 7250 #define FTM2_SC FTM_SC_REG(FTM2)
mbed_official 146:f64d43ff0c18 7251 #define FTM2_CNT FTM_CNT_REG(FTM2)
mbed_official 146:f64d43ff0c18 7252 #define FTM2_MOD FTM_MOD_REG(FTM2)
mbed_official 146:f64d43ff0c18 7253 #define FTM2_C0SC FTM_CnSC_REG(FTM2,0)
mbed_official 146:f64d43ff0c18 7254 #define FTM2_C0V FTM_CnV_REG(FTM2,0)
mbed_official 146:f64d43ff0c18 7255 #define FTM2_C1SC FTM_CnSC_REG(FTM2,1)
mbed_official 146:f64d43ff0c18 7256 #define FTM2_C1V FTM_CnV_REG(FTM2,1)
mbed_official 146:f64d43ff0c18 7257 #define FTM2_CNTIN FTM_CNTIN_REG(FTM2)
mbed_official 146:f64d43ff0c18 7258 #define FTM2_STATUS FTM_STATUS_REG(FTM2)
mbed_official 146:f64d43ff0c18 7259 #define FTM2_MODE FTM_MODE_REG(FTM2)
mbed_official 146:f64d43ff0c18 7260 #define FTM2_SYNC FTM_SYNC_REG(FTM2)
mbed_official 146:f64d43ff0c18 7261 #define FTM2_OUTINIT FTM_OUTINIT_REG(FTM2)
mbed_official 146:f64d43ff0c18 7262 #define FTM2_OUTMASK FTM_OUTMASK_REG(FTM2)
mbed_official 146:f64d43ff0c18 7263 #define FTM2_COMBINE FTM_COMBINE_REG(FTM2)
mbed_official 146:f64d43ff0c18 7264 #define FTM2_DEADTIME FTM_DEADTIME_REG(FTM2)
mbed_official 146:f64d43ff0c18 7265 #define FTM2_EXTTRIG FTM_EXTTRIG_REG(FTM2)
mbed_official 146:f64d43ff0c18 7266 #define FTM2_POL FTM_POL_REG(FTM2)
mbed_official 146:f64d43ff0c18 7267 #define FTM2_FMS FTM_FMS_REG(FTM2)
mbed_official 146:f64d43ff0c18 7268 #define FTM2_FILTER FTM_FILTER_REG(FTM2)
mbed_official 146:f64d43ff0c18 7269 #define FTM2_FLTCTRL FTM_FLTCTRL_REG(FTM2)
mbed_official 146:f64d43ff0c18 7270 #define FTM2_QDCTRL FTM_QDCTRL_REG(FTM2)
mbed_official 146:f64d43ff0c18 7271 #define FTM2_CONF FTM_CONF_REG(FTM2)
mbed_official 146:f64d43ff0c18 7272 #define FTM2_FLTPOL FTM_FLTPOL_REG(FTM2)
mbed_official 146:f64d43ff0c18 7273 #define FTM2_SYNCONF FTM_SYNCONF_REG(FTM2)
mbed_official 146:f64d43ff0c18 7274 #define FTM2_INVCTRL FTM_INVCTRL_REG(FTM2)
mbed_official 146:f64d43ff0c18 7275 #define FTM2_SWOCTRL FTM_SWOCTRL_REG(FTM2)
mbed_official 146:f64d43ff0c18 7276 #define FTM2_PWMLOAD FTM_PWMLOAD_REG(FTM2)
mbed_official 146:f64d43ff0c18 7277 /* FTM3 */
mbed_official 146:f64d43ff0c18 7278 #define FTM3_SC FTM_SC_REG(FTM3)
mbed_official 146:f64d43ff0c18 7279 #define FTM3_CNT FTM_CNT_REG(FTM3)
mbed_official 146:f64d43ff0c18 7280 #define FTM3_MOD FTM_MOD_REG(FTM3)
mbed_official 146:f64d43ff0c18 7281 #define FTM3_C0SC FTM_CnSC_REG(FTM3,0)
mbed_official 146:f64d43ff0c18 7282 #define FTM3_C0V FTM_CnV_REG(FTM3,0)
mbed_official 146:f64d43ff0c18 7283 #define FTM3_C1SC FTM_CnSC_REG(FTM3,1)
mbed_official 146:f64d43ff0c18 7284 #define FTM3_C1V FTM_CnV_REG(FTM3,1)
mbed_official 146:f64d43ff0c18 7285 #define FTM3_C2SC FTM_CnSC_REG(FTM3,2)
mbed_official 146:f64d43ff0c18 7286 #define FTM3_C2V FTM_CnV_REG(FTM3,2)
mbed_official 146:f64d43ff0c18 7287 #define FTM3_C3SC FTM_CnSC_REG(FTM3,3)
mbed_official 146:f64d43ff0c18 7288 #define FTM3_C3V FTM_CnV_REG(FTM3,3)
mbed_official 146:f64d43ff0c18 7289 #define FTM3_C4SC FTM_CnSC_REG(FTM3,4)
mbed_official 146:f64d43ff0c18 7290 #define FTM3_C4V FTM_CnV_REG(FTM3,4)
mbed_official 146:f64d43ff0c18 7291 #define FTM3_C5SC FTM_CnSC_REG(FTM3,5)
mbed_official 146:f64d43ff0c18 7292 #define FTM3_C5V FTM_CnV_REG(FTM3,5)
mbed_official 146:f64d43ff0c18 7293 #define FTM3_C6SC FTM_CnSC_REG(FTM3,6)
mbed_official 146:f64d43ff0c18 7294 #define FTM3_C6V FTM_CnV_REG(FTM3,6)
mbed_official 146:f64d43ff0c18 7295 #define FTM3_C7SC FTM_CnSC_REG(FTM3,7)
mbed_official 146:f64d43ff0c18 7296 #define FTM3_C7V FTM_CnV_REG(FTM3,7)
mbed_official 146:f64d43ff0c18 7297 #define FTM3_CNTIN FTM_CNTIN_REG(FTM3)
mbed_official 146:f64d43ff0c18 7298 #define FTM3_STATUS FTM_STATUS_REG(FTM3)
mbed_official 146:f64d43ff0c18 7299 #define FTM3_MODE FTM_MODE_REG(FTM3)
mbed_official 146:f64d43ff0c18 7300 #define FTM3_SYNC FTM_SYNC_REG(FTM3)
mbed_official 146:f64d43ff0c18 7301 #define FTM3_OUTINIT FTM_OUTINIT_REG(FTM3)
mbed_official 146:f64d43ff0c18 7302 #define FTM3_OUTMASK FTM_OUTMASK_REG(FTM3)
mbed_official 146:f64d43ff0c18 7303 #define FTM3_COMBINE FTM_COMBINE_REG(FTM3)
mbed_official 146:f64d43ff0c18 7304 #define FTM3_DEADTIME FTM_DEADTIME_REG(FTM3)
mbed_official 146:f64d43ff0c18 7305 #define FTM3_EXTTRIG FTM_EXTTRIG_REG(FTM3)
mbed_official 146:f64d43ff0c18 7306 #define FTM3_POL FTM_POL_REG(FTM3)
mbed_official 146:f64d43ff0c18 7307 #define FTM3_FMS FTM_FMS_REG(FTM3)
mbed_official 146:f64d43ff0c18 7308 #define FTM3_FILTER FTM_FILTER_REG(FTM3)
mbed_official 146:f64d43ff0c18 7309 #define FTM3_FLTCTRL FTM_FLTCTRL_REG(FTM3)
mbed_official 146:f64d43ff0c18 7310 #define FTM3_QDCTRL FTM_QDCTRL_REG(FTM3)
mbed_official 146:f64d43ff0c18 7311 #define FTM3_CONF FTM_CONF_REG(FTM3)
mbed_official 146:f64d43ff0c18 7312 #define FTM3_FLTPOL FTM_FLTPOL_REG(FTM3)
mbed_official 146:f64d43ff0c18 7313 #define FTM3_SYNCONF FTM_SYNCONF_REG(FTM3)
mbed_official 146:f64d43ff0c18 7314 #define FTM3_INVCTRL FTM_INVCTRL_REG(FTM3)
mbed_official 146:f64d43ff0c18 7315 #define FTM3_SWOCTRL FTM_SWOCTRL_REG(FTM3)
mbed_official 146:f64d43ff0c18 7316 #define FTM3_PWMLOAD FTM_PWMLOAD_REG(FTM3)
mbed_official 146:f64d43ff0c18 7317
mbed_official 146:f64d43ff0c18 7318 /* FTM - Register array accessors */
mbed_official 146:f64d43ff0c18 7319 #define FTM0_CnSC(index) FTM_CnSC_REG(FTM0,index)
mbed_official 146:f64d43ff0c18 7320 #define FTM1_CnSC(index) FTM_CnSC_REG(FTM1,index)
mbed_official 146:f64d43ff0c18 7321 #define FTM2_CnSC(index) FTM_CnSC_REG(FTM2,index)
mbed_official 146:f64d43ff0c18 7322 #define FTM3_CnSC(index) FTM_CnSC_REG(FTM3,index)
mbed_official 146:f64d43ff0c18 7323 #define FTM0_CnV(index) FTM_CnV_REG(FTM0,index)
mbed_official 146:f64d43ff0c18 7324 #define FTM1_CnV(index) FTM_CnV_REG(FTM1,index)
mbed_official 146:f64d43ff0c18 7325 #define FTM2_CnV(index) FTM_CnV_REG(FTM2,index)
mbed_official 146:f64d43ff0c18 7326 #define FTM3_CnV(index) FTM_CnV_REG(FTM3,index)
mbed_official 146:f64d43ff0c18 7327
mbed_official 146:f64d43ff0c18 7328 /*!
mbed_official 146:f64d43ff0c18 7329 * @}
mbed_official 146:f64d43ff0c18 7330 */ /* end of group FTM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 7331
mbed_official 146:f64d43ff0c18 7332
mbed_official 146:f64d43ff0c18 7333 /*!
mbed_official 146:f64d43ff0c18 7334 * @}
mbed_official 146:f64d43ff0c18 7335 */ /* end of group FTM_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 7336
mbed_official 146:f64d43ff0c18 7337
mbed_official 146:f64d43ff0c18 7338 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7339 -- GPIO Peripheral Access Layer
mbed_official 146:f64d43ff0c18 7340 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7341
mbed_official 146:f64d43ff0c18 7342 /*!
mbed_official 146:f64d43ff0c18 7343 * @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
mbed_official 146:f64d43ff0c18 7344 * @{
mbed_official 146:f64d43ff0c18 7345 */
mbed_official 146:f64d43ff0c18 7346
mbed_official 146:f64d43ff0c18 7347 /** GPIO - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 7348 typedef struct {
mbed_official 146:f64d43ff0c18 7349 __IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 7350 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 7351 __O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 7352 __O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 7353 __I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
mbed_official 146:f64d43ff0c18 7354 __IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 7355 } GPIO_Type, *GPIO_MemMapPtr;
mbed_official 146:f64d43ff0c18 7356
mbed_official 146:f64d43ff0c18 7357 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7358 -- GPIO - Register accessor macros
mbed_official 146:f64d43ff0c18 7359 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7360
mbed_official 146:f64d43ff0c18 7361 /*!
mbed_official 146:f64d43ff0c18 7362 * @addtogroup GPIO_Register_Accessor_Macros GPIO - Register accessor macros
mbed_official 146:f64d43ff0c18 7363 * @{
mbed_official 146:f64d43ff0c18 7364 */
mbed_official 146:f64d43ff0c18 7365
mbed_official 146:f64d43ff0c18 7366
mbed_official 146:f64d43ff0c18 7367 /* GPIO - Register accessors */
mbed_official 146:f64d43ff0c18 7368 #define GPIO_PDOR_REG(base) ((base)->PDOR)
mbed_official 146:f64d43ff0c18 7369 #define GPIO_PSOR_REG(base) ((base)->PSOR)
mbed_official 146:f64d43ff0c18 7370 #define GPIO_PCOR_REG(base) ((base)->PCOR)
mbed_official 146:f64d43ff0c18 7371 #define GPIO_PTOR_REG(base) ((base)->PTOR)
mbed_official 146:f64d43ff0c18 7372 #define GPIO_PDIR_REG(base) ((base)->PDIR)
mbed_official 146:f64d43ff0c18 7373 #define GPIO_PDDR_REG(base) ((base)->PDDR)
mbed_official 146:f64d43ff0c18 7374
mbed_official 146:f64d43ff0c18 7375 /*!
mbed_official 146:f64d43ff0c18 7376 * @}
mbed_official 146:f64d43ff0c18 7377 */ /* end of group GPIO_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 7378
mbed_official 146:f64d43ff0c18 7379
mbed_official 146:f64d43ff0c18 7380 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7381 -- GPIO Register Masks
mbed_official 146:f64d43ff0c18 7382 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7383
mbed_official 146:f64d43ff0c18 7384 /*!
mbed_official 146:f64d43ff0c18 7385 * @addtogroup GPIO_Register_Masks GPIO Register Masks
mbed_official 146:f64d43ff0c18 7386 * @{
mbed_official 146:f64d43ff0c18 7387 */
mbed_official 146:f64d43ff0c18 7388
mbed_official 146:f64d43ff0c18 7389 /* PDOR Bit Fields */
mbed_official 146:f64d43ff0c18 7390 #define GPIO_PDOR_PDO_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 7391 #define GPIO_PDOR_PDO_SHIFT 0
mbed_official 146:f64d43ff0c18 7392 #define GPIO_PDOR_PDO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDOR_PDO_SHIFT))&GPIO_PDOR_PDO_MASK)
mbed_official 146:f64d43ff0c18 7393 /* PSOR Bit Fields */
mbed_official 146:f64d43ff0c18 7394 #define GPIO_PSOR_PTSO_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 7395 #define GPIO_PSOR_PTSO_SHIFT 0
mbed_official 146:f64d43ff0c18 7396 #define GPIO_PSOR_PTSO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PSOR_PTSO_SHIFT))&GPIO_PSOR_PTSO_MASK)
mbed_official 146:f64d43ff0c18 7397 /* PCOR Bit Fields */
mbed_official 146:f64d43ff0c18 7398 #define GPIO_PCOR_PTCO_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 7399 #define GPIO_PCOR_PTCO_SHIFT 0
mbed_official 146:f64d43ff0c18 7400 #define GPIO_PCOR_PTCO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PCOR_PTCO_SHIFT))&GPIO_PCOR_PTCO_MASK)
mbed_official 146:f64d43ff0c18 7401 /* PTOR Bit Fields */
mbed_official 146:f64d43ff0c18 7402 #define GPIO_PTOR_PTTO_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 7403 #define GPIO_PTOR_PTTO_SHIFT 0
mbed_official 146:f64d43ff0c18 7404 #define GPIO_PTOR_PTTO(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PTOR_PTTO_SHIFT))&GPIO_PTOR_PTTO_MASK)
mbed_official 146:f64d43ff0c18 7405 /* PDIR Bit Fields */
mbed_official 146:f64d43ff0c18 7406 #define GPIO_PDIR_PDI_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 7407 #define GPIO_PDIR_PDI_SHIFT 0
mbed_official 146:f64d43ff0c18 7408 #define GPIO_PDIR_PDI(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDIR_PDI_SHIFT))&GPIO_PDIR_PDI_MASK)
mbed_official 146:f64d43ff0c18 7409 /* PDDR Bit Fields */
mbed_official 146:f64d43ff0c18 7410 #define GPIO_PDDR_PDD_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 7411 #define GPIO_PDDR_PDD_SHIFT 0
mbed_official 146:f64d43ff0c18 7412 #define GPIO_PDDR_PDD(x) (((uint32_t)(((uint32_t)(x))<<GPIO_PDDR_PDD_SHIFT))&GPIO_PDDR_PDD_MASK)
mbed_official 146:f64d43ff0c18 7413
mbed_official 146:f64d43ff0c18 7414 /*!
mbed_official 146:f64d43ff0c18 7415 * @}
mbed_official 146:f64d43ff0c18 7416 */ /* end of group GPIO_Register_Masks */
mbed_official 146:f64d43ff0c18 7417
mbed_official 146:f64d43ff0c18 7418
mbed_official 146:f64d43ff0c18 7419 /* GPIO - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 7420 /** Peripheral PTA base address */
mbed_official 146:f64d43ff0c18 7421 #define PTA_BASE (0x400FF000u)
mbed_official 146:f64d43ff0c18 7422 /** Peripheral PTA base pointer */
mbed_official 146:f64d43ff0c18 7423 #define PTA ((GPIO_Type *)PTA_BASE)
mbed_official 146:f64d43ff0c18 7424 #define PTA_BASE_PTR (PTA)
mbed_official 146:f64d43ff0c18 7425 /** Peripheral PTB base address */
mbed_official 146:f64d43ff0c18 7426 #define PTB_BASE (0x400FF040u)
mbed_official 146:f64d43ff0c18 7427 /** Peripheral PTB base pointer */
mbed_official 146:f64d43ff0c18 7428 #define PTB ((GPIO_Type *)PTB_BASE)
mbed_official 146:f64d43ff0c18 7429 #define PTB_BASE_PTR (PTB)
mbed_official 146:f64d43ff0c18 7430 /** Peripheral PTC base address */
mbed_official 146:f64d43ff0c18 7431 #define PTC_BASE (0x400FF080u)
mbed_official 146:f64d43ff0c18 7432 /** Peripheral PTC base pointer */
mbed_official 146:f64d43ff0c18 7433 #define PTC ((GPIO_Type *)PTC_BASE)
mbed_official 146:f64d43ff0c18 7434 #define PTC_BASE_PTR (PTC)
mbed_official 146:f64d43ff0c18 7435 /** Peripheral PTD base address */
mbed_official 146:f64d43ff0c18 7436 #define PTD_BASE (0x400FF0C0u)
mbed_official 146:f64d43ff0c18 7437 /** Peripheral PTD base pointer */
mbed_official 146:f64d43ff0c18 7438 #define PTD ((GPIO_Type *)PTD_BASE)
mbed_official 146:f64d43ff0c18 7439 #define PTD_BASE_PTR (PTD)
mbed_official 146:f64d43ff0c18 7440 /** Peripheral PTE base address */
mbed_official 146:f64d43ff0c18 7441 #define PTE_BASE (0x400FF100u)
mbed_official 146:f64d43ff0c18 7442 /** Peripheral PTE base pointer */
mbed_official 146:f64d43ff0c18 7443 #define PTE ((GPIO_Type *)PTE_BASE)
mbed_official 146:f64d43ff0c18 7444 #define PTE_BASE_PTR (PTE)
mbed_official 324:406fd2029f23 7445 /** Array initializer of GPIO peripheral base addresses */
mbed_official 324:406fd2029f23 7446 #define GPIO_BASE_ADDRS { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }
mbed_official 146:f64d43ff0c18 7447 /** Array initializer of GPIO peripheral base pointers */
mbed_official 324:406fd2029f23 7448 #define GPIO_BASE_PTRS { PTA, PTB, PTC, PTD, PTE }
mbed_official 146:f64d43ff0c18 7449
mbed_official 146:f64d43ff0c18 7450 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7451 -- GPIO - Register accessor macros
mbed_official 146:f64d43ff0c18 7452 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7453
mbed_official 146:f64d43ff0c18 7454 /*!
mbed_official 146:f64d43ff0c18 7455 * @addtogroup GPIO_Register_Accessor_Macros GPIO - Register accessor macros
mbed_official 146:f64d43ff0c18 7456 * @{
mbed_official 146:f64d43ff0c18 7457 */
mbed_official 146:f64d43ff0c18 7458
mbed_official 146:f64d43ff0c18 7459
mbed_official 146:f64d43ff0c18 7460 /* GPIO - Register instance definitions */
mbed_official 146:f64d43ff0c18 7461 /* PTA */
mbed_official 146:f64d43ff0c18 7462 #define GPIOA_PDOR GPIO_PDOR_REG(PTA)
mbed_official 146:f64d43ff0c18 7463 #define GPIOA_PSOR GPIO_PSOR_REG(PTA)
mbed_official 146:f64d43ff0c18 7464 #define GPIOA_PCOR GPIO_PCOR_REG(PTA)
mbed_official 146:f64d43ff0c18 7465 #define GPIOA_PTOR GPIO_PTOR_REG(PTA)
mbed_official 146:f64d43ff0c18 7466 #define GPIOA_PDIR GPIO_PDIR_REG(PTA)
mbed_official 146:f64d43ff0c18 7467 #define GPIOA_PDDR GPIO_PDDR_REG(PTA)
mbed_official 146:f64d43ff0c18 7468 /* PTB */
mbed_official 146:f64d43ff0c18 7469 #define GPIOB_PDOR GPIO_PDOR_REG(PTB)
mbed_official 146:f64d43ff0c18 7470 #define GPIOB_PSOR GPIO_PSOR_REG(PTB)
mbed_official 146:f64d43ff0c18 7471 #define GPIOB_PCOR GPIO_PCOR_REG(PTB)
mbed_official 146:f64d43ff0c18 7472 #define GPIOB_PTOR GPIO_PTOR_REG(PTB)
mbed_official 146:f64d43ff0c18 7473 #define GPIOB_PDIR GPIO_PDIR_REG(PTB)
mbed_official 146:f64d43ff0c18 7474 #define GPIOB_PDDR GPIO_PDDR_REG(PTB)
mbed_official 146:f64d43ff0c18 7475 /* PTC */
mbed_official 146:f64d43ff0c18 7476 #define GPIOC_PDOR GPIO_PDOR_REG(PTC)
mbed_official 146:f64d43ff0c18 7477 #define GPIOC_PSOR GPIO_PSOR_REG(PTC)
mbed_official 146:f64d43ff0c18 7478 #define GPIOC_PCOR GPIO_PCOR_REG(PTC)
mbed_official 146:f64d43ff0c18 7479 #define GPIOC_PTOR GPIO_PTOR_REG(PTC)
mbed_official 146:f64d43ff0c18 7480 #define GPIOC_PDIR GPIO_PDIR_REG(PTC)
mbed_official 146:f64d43ff0c18 7481 #define GPIOC_PDDR GPIO_PDDR_REG(PTC)
mbed_official 146:f64d43ff0c18 7482 /* PTD */
mbed_official 146:f64d43ff0c18 7483 #define GPIOD_PDOR GPIO_PDOR_REG(PTD)
mbed_official 146:f64d43ff0c18 7484 #define GPIOD_PSOR GPIO_PSOR_REG(PTD)
mbed_official 146:f64d43ff0c18 7485 #define GPIOD_PCOR GPIO_PCOR_REG(PTD)
mbed_official 146:f64d43ff0c18 7486 #define GPIOD_PTOR GPIO_PTOR_REG(PTD)
mbed_official 146:f64d43ff0c18 7487 #define GPIOD_PDIR GPIO_PDIR_REG(PTD)
mbed_official 146:f64d43ff0c18 7488 #define GPIOD_PDDR GPIO_PDDR_REG(PTD)
mbed_official 146:f64d43ff0c18 7489 /* PTE */
mbed_official 146:f64d43ff0c18 7490 #define GPIOE_PDOR GPIO_PDOR_REG(PTE)
mbed_official 146:f64d43ff0c18 7491 #define GPIOE_PSOR GPIO_PSOR_REG(PTE)
mbed_official 146:f64d43ff0c18 7492 #define GPIOE_PCOR GPIO_PCOR_REG(PTE)
mbed_official 146:f64d43ff0c18 7493 #define GPIOE_PTOR GPIO_PTOR_REG(PTE)
mbed_official 146:f64d43ff0c18 7494 #define GPIOE_PDIR GPIO_PDIR_REG(PTE)
mbed_official 146:f64d43ff0c18 7495 #define GPIOE_PDDR GPIO_PDDR_REG(PTE)
mbed_official 146:f64d43ff0c18 7496
mbed_official 146:f64d43ff0c18 7497 /*!
mbed_official 146:f64d43ff0c18 7498 * @}
mbed_official 146:f64d43ff0c18 7499 */ /* end of group GPIO_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 7500
mbed_official 146:f64d43ff0c18 7501
mbed_official 146:f64d43ff0c18 7502 /*!
mbed_official 146:f64d43ff0c18 7503 * @}
mbed_official 146:f64d43ff0c18 7504 */ /* end of group GPIO_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 7505
mbed_official 146:f64d43ff0c18 7506
mbed_official 146:f64d43ff0c18 7507 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7508 -- I2C Peripheral Access Layer
mbed_official 146:f64d43ff0c18 7509 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7510
mbed_official 146:f64d43ff0c18 7511 /*!
mbed_official 146:f64d43ff0c18 7512 * @addtogroup I2C_Peripheral_Access_Layer I2C Peripheral Access Layer
mbed_official 146:f64d43ff0c18 7513 * @{
mbed_official 146:f64d43ff0c18 7514 */
mbed_official 146:f64d43ff0c18 7515
mbed_official 146:f64d43ff0c18 7516 /** I2C - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 7517 typedef struct {
mbed_official 146:f64d43ff0c18 7518 __IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
mbed_official 146:f64d43ff0c18 7519 __IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
mbed_official 146:f64d43ff0c18 7520 __IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
mbed_official 146:f64d43ff0c18 7521 __IO uint8_t S; /**< I2C Status register, offset: 0x3 */
mbed_official 146:f64d43ff0c18 7522 __IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 7523 __IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
mbed_official 146:f64d43ff0c18 7524 __IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
mbed_official 146:f64d43ff0c18 7525 __IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
mbed_official 146:f64d43ff0c18 7526 __IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 7527 __IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
mbed_official 146:f64d43ff0c18 7528 __IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
mbed_official 146:f64d43ff0c18 7529 __IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
mbed_official 146:f64d43ff0c18 7530 } I2C_Type, *I2C_MemMapPtr;
mbed_official 146:f64d43ff0c18 7531
mbed_official 146:f64d43ff0c18 7532 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7533 -- I2C - Register accessor macros
mbed_official 146:f64d43ff0c18 7534 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7535
mbed_official 146:f64d43ff0c18 7536 /*!
mbed_official 146:f64d43ff0c18 7537 * @addtogroup I2C_Register_Accessor_Macros I2C - Register accessor macros
mbed_official 146:f64d43ff0c18 7538 * @{
mbed_official 146:f64d43ff0c18 7539 */
mbed_official 146:f64d43ff0c18 7540
mbed_official 146:f64d43ff0c18 7541
mbed_official 146:f64d43ff0c18 7542 /* I2C - Register accessors */
mbed_official 146:f64d43ff0c18 7543 #define I2C_A1_REG(base) ((base)->A1)
mbed_official 146:f64d43ff0c18 7544 #define I2C_F_REG(base) ((base)->F)
mbed_official 146:f64d43ff0c18 7545 #define I2C_C1_REG(base) ((base)->C1)
mbed_official 146:f64d43ff0c18 7546 #define I2C_S_REG(base) ((base)->S)
mbed_official 146:f64d43ff0c18 7547 #define I2C_D_REG(base) ((base)->D)
mbed_official 146:f64d43ff0c18 7548 #define I2C_C2_REG(base) ((base)->C2)
mbed_official 146:f64d43ff0c18 7549 #define I2C_FLT_REG(base) ((base)->FLT)
mbed_official 146:f64d43ff0c18 7550 #define I2C_RA_REG(base) ((base)->RA)
mbed_official 146:f64d43ff0c18 7551 #define I2C_SMB_REG(base) ((base)->SMB)
mbed_official 146:f64d43ff0c18 7552 #define I2C_A2_REG(base) ((base)->A2)
mbed_official 146:f64d43ff0c18 7553 #define I2C_SLTH_REG(base) ((base)->SLTH)
mbed_official 146:f64d43ff0c18 7554 #define I2C_SLTL_REG(base) ((base)->SLTL)
mbed_official 146:f64d43ff0c18 7555
mbed_official 146:f64d43ff0c18 7556 /*!
mbed_official 146:f64d43ff0c18 7557 * @}
mbed_official 146:f64d43ff0c18 7558 */ /* end of group I2C_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 7559
mbed_official 146:f64d43ff0c18 7560
mbed_official 146:f64d43ff0c18 7561 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7562 -- I2C Register Masks
mbed_official 146:f64d43ff0c18 7563 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7564
mbed_official 146:f64d43ff0c18 7565 /*!
mbed_official 146:f64d43ff0c18 7566 * @addtogroup I2C_Register_Masks I2C Register Masks
mbed_official 146:f64d43ff0c18 7567 * @{
mbed_official 146:f64d43ff0c18 7568 */
mbed_official 146:f64d43ff0c18 7569
mbed_official 146:f64d43ff0c18 7570 /* A1 Bit Fields */
mbed_official 146:f64d43ff0c18 7571 #define I2C_A1_AD_MASK 0xFEu
mbed_official 146:f64d43ff0c18 7572 #define I2C_A1_AD_SHIFT 1
mbed_official 146:f64d43ff0c18 7573 #define I2C_A1_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A1_AD_SHIFT))&I2C_A1_AD_MASK)
mbed_official 146:f64d43ff0c18 7574 /* F Bit Fields */
mbed_official 146:f64d43ff0c18 7575 #define I2C_F_ICR_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 7576 #define I2C_F_ICR_SHIFT 0
mbed_official 146:f64d43ff0c18 7577 #define I2C_F_ICR(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_ICR_SHIFT))&I2C_F_ICR_MASK)
mbed_official 146:f64d43ff0c18 7578 #define I2C_F_MULT_MASK 0xC0u
mbed_official 146:f64d43ff0c18 7579 #define I2C_F_MULT_SHIFT 6
mbed_official 146:f64d43ff0c18 7580 #define I2C_F_MULT(x) (((uint8_t)(((uint8_t)(x))<<I2C_F_MULT_SHIFT))&I2C_F_MULT_MASK)
mbed_official 146:f64d43ff0c18 7581 /* C1 Bit Fields */
mbed_official 146:f64d43ff0c18 7582 #define I2C_C1_DMAEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 7583 #define I2C_C1_DMAEN_SHIFT 0
mbed_official 146:f64d43ff0c18 7584 #define I2C_C1_WUEN_MASK 0x2u
mbed_official 146:f64d43ff0c18 7585 #define I2C_C1_WUEN_SHIFT 1
mbed_official 146:f64d43ff0c18 7586 #define I2C_C1_RSTA_MASK 0x4u
mbed_official 146:f64d43ff0c18 7587 #define I2C_C1_RSTA_SHIFT 2
mbed_official 146:f64d43ff0c18 7588 #define I2C_C1_TXAK_MASK 0x8u
mbed_official 146:f64d43ff0c18 7589 #define I2C_C1_TXAK_SHIFT 3
mbed_official 146:f64d43ff0c18 7590 #define I2C_C1_TX_MASK 0x10u
mbed_official 146:f64d43ff0c18 7591 #define I2C_C1_TX_SHIFT 4
mbed_official 146:f64d43ff0c18 7592 #define I2C_C1_MST_MASK 0x20u
mbed_official 146:f64d43ff0c18 7593 #define I2C_C1_MST_SHIFT 5
mbed_official 146:f64d43ff0c18 7594 #define I2C_C1_IICIE_MASK 0x40u
mbed_official 146:f64d43ff0c18 7595 #define I2C_C1_IICIE_SHIFT 6
mbed_official 146:f64d43ff0c18 7596 #define I2C_C1_IICEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 7597 #define I2C_C1_IICEN_SHIFT 7
mbed_official 146:f64d43ff0c18 7598 /* S Bit Fields */
mbed_official 146:f64d43ff0c18 7599 #define I2C_S_RXAK_MASK 0x1u
mbed_official 146:f64d43ff0c18 7600 #define I2C_S_RXAK_SHIFT 0
mbed_official 146:f64d43ff0c18 7601 #define I2C_S_IICIF_MASK 0x2u
mbed_official 146:f64d43ff0c18 7602 #define I2C_S_IICIF_SHIFT 1
mbed_official 146:f64d43ff0c18 7603 #define I2C_S_SRW_MASK 0x4u
mbed_official 146:f64d43ff0c18 7604 #define I2C_S_SRW_SHIFT 2
mbed_official 146:f64d43ff0c18 7605 #define I2C_S_RAM_MASK 0x8u
mbed_official 146:f64d43ff0c18 7606 #define I2C_S_RAM_SHIFT 3
mbed_official 146:f64d43ff0c18 7607 #define I2C_S_ARBL_MASK 0x10u
mbed_official 146:f64d43ff0c18 7608 #define I2C_S_ARBL_SHIFT 4
mbed_official 146:f64d43ff0c18 7609 #define I2C_S_BUSY_MASK 0x20u
mbed_official 146:f64d43ff0c18 7610 #define I2C_S_BUSY_SHIFT 5
mbed_official 146:f64d43ff0c18 7611 #define I2C_S_IAAS_MASK 0x40u
mbed_official 146:f64d43ff0c18 7612 #define I2C_S_IAAS_SHIFT 6
mbed_official 146:f64d43ff0c18 7613 #define I2C_S_TCF_MASK 0x80u
mbed_official 146:f64d43ff0c18 7614 #define I2C_S_TCF_SHIFT 7
mbed_official 146:f64d43ff0c18 7615 /* D Bit Fields */
mbed_official 146:f64d43ff0c18 7616 #define I2C_D_DATA_MASK 0xFFu
mbed_official 146:f64d43ff0c18 7617 #define I2C_D_DATA_SHIFT 0
mbed_official 146:f64d43ff0c18 7618 #define I2C_D_DATA(x) (((uint8_t)(((uint8_t)(x))<<I2C_D_DATA_SHIFT))&I2C_D_DATA_MASK)
mbed_official 146:f64d43ff0c18 7619 /* C2 Bit Fields */
mbed_official 146:f64d43ff0c18 7620 #define I2C_C2_AD_MASK 0x7u
mbed_official 146:f64d43ff0c18 7621 #define I2C_C2_AD_SHIFT 0
mbed_official 146:f64d43ff0c18 7622 #define I2C_C2_AD(x) (((uint8_t)(((uint8_t)(x))<<I2C_C2_AD_SHIFT))&I2C_C2_AD_MASK)
mbed_official 146:f64d43ff0c18 7623 #define I2C_C2_RMEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 7624 #define I2C_C2_RMEN_SHIFT 3
mbed_official 146:f64d43ff0c18 7625 #define I2C_C2_SBRC_MASK 0x10u
mbed_official 146:f64d43ff0c18 7626 #define I2C_C2_SBRC_SHIFT 4
mbed_official 146:f64d43ff0c18 7627 #define I2C_C2_HDRS_MASK 0x20u
mbed_official 146:f64d43ff0c18 7628 #define I2C_C2_HDRS_SHIFT 5
mbed_official 146:f64d43ff0c18 7629 #define I2C_C2_ADEXT_MASK 0x40u
mbed_official 146:f64d43ff0c18 7630 #define I2C_C2_ADEXT_SHIFT 6
mbed_official 146:f64d43ff0c18 7631 #define I2C_C2_GCAEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 7632 #define I2C_C2_GCAEN_SHIFT 7
mbed_official 146:f64d43ff0c18 7633 /* FLT Bit Fields */
mbed_official 146:f64d43ff0c18 7634 #define I2C_FLT_FLT_MASK 0xFu
mbed_official 146:f64d43ff0c18 7635 #define I2C_FLT_FLT_SHIFT 0
mbed_official 146:f64d43ff0c18 7636 #define I2C_FLT_FLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_FLT_FLT_SHIFT))&I2C_FLT_FLT_MASK)
mbed_official 146:f64d43ff0c18 7637 #define I2C_FLT_STARTF_MASK 0x10u
mbed_official 146:f64d43ff0c18 7638 #define I2C_FLT_STARTF_SHIFT 4
mbed_official 146:f64d43ff0c18 7639 #define I2C_FLT_SSIE_MASK 0x20u
mbed_official 146:f64d43ff0c18 7640 #define I2C_FLT_SSIE_SHIFT 5
mbed_official 146:f64d43ff0c18 7641 #define I2C_FLT_STOPF_MASK 0x40u
mbed_official 146:f64d43ff0c18 7642 #define I2C_FLT_STOPF_SHIFT 6
mbed_official 146:f64d43ff0c18 7643 #define I2C_FLT_SHEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 7644 #define I2C_FLT_SHEN_SHIFT 7
mbed_official 146:f64d43ff0c18 7645 /* RA Bit Fields */
mbed_official 146:f64d43ff0c18 7646 #define I2C_RA_RAD_MASK 0xFEu
mbed_official 146:f64d43ff0c18 7647 #define I2C_RA_RAD_SHIFT 1
mbed_official 146:f64d43ff0c18 7648 #define I2C_RA_RAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_RA_RAD_SHIFT))&I2C_RA_RAD_MASK)
mbed_official 146:f64d43ff0c18 7649 /* SMB Bit Fields */
mbed_official 146:f64d43ff0c18 7650 #define I2C_SMB_SHTF2IE_MASK 0x1u
mbed_official 146:f64d43ff0c18 7651 #define I2C_SMB_SHTF2IE_SHIFT 0
mbed_official 146:f64d43ff0c18 7652 #define I2C_SMB_SHTF2_MASK 0x2u
mbed_official 146:f64d43ff0c18 7653 #define I2C_SMB_SHTF2_SHIFT 1
mbed_official 146:f64d43ff0c18 7654 #define I2C_SMB_SHTF1_MASK 0x4u
mbed_official 146:f64d43ff0c18 7655 #define I2C_SMB_SHTF1_SHIFT 2
mbed_official 146:f64d43ff0c18 7656 #define I2C_SMB_SLTF_MASK 0x8u
mbed_official 146:f64d43ff0c18 7657 #define I2C_SMB_SLTF_SHIFT 3
mbed_official 146:f64d43ff0c18 7658 #define I2C_SMB_TCKSEL_MASK 0x10u
mbed_official 146:f64d43ff0c18 7659 #define I2C_SMB_TCKSEL_SHIFT 4
mbed_official 146:f64d43ff0c18 7660 #define I2C_SMB_SIICAEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 7661 #define I2C_SMB_SIICAEN_SHIFT 5
mbed_official 146:f64d43ff0c18 7662 #define I2C_SMB_ALERTEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 7663 #define I2C_SMB_ALERTEN_SHIFT 6
mbed_official 146:f64d43ff0c18 7664 #define I2C_SMB_FACK_MASK 0x80u
mbed_official 146:f64d43ff0c18 7665 #define I2C_SMB_FACK_SHIFT 7
mbed_official 146:f64d43ff0c18 7666 /* A2 Bit Fields */
mbed_official 146:f64d43ff0c18 7667 #define I2C_A2_SAD_MASK 0xFEu
mbed_official 146:f64d43ff0c18 7668 #define I2C_A2_SAD_SHIFT 1
mbed_official 146:f64d43ff0c18 7669 #define I2C_A2_SAD(x) (((uint8_t)(((uint8_t)(x))<<I2C_A2_SAD_SHIFT))&I2C_A2_SAD_MASK)
mbed_official 146:f64d43ff0c18 7670 /* SLTH Bit Fields */
mbed_official 146:f64d43ff0c18 7671 #define I2C_SLTH_SSLT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 7672 #define I2C_SLTH_SSLT_SHIFT 0
mbed_official 146:f64d43ff0c18 7673 #define I2C_SLTH_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTH_SSLT_SHIFT))&I2C_SLTH_SSLT_MASK)
mbed_official 146:f64d43ff0c18 7674 /* SLTL Bit Fields */
mbed_official 146:f64d43ff0c18 7675 #define I2C_SLTL_SSLT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 7676 #define I2C_SLTL_SSLT_SHIFT 0
mbed_official 146:f64d43ff0c18 7677 #define I2C_SLTL_SSLT(x) (((uint8_t)(((uint8_t)(x))<<I2C_SLTL_SSLT_SHIFT))&I2C_SLTL_SSLT_MASK)
mbed_official 146:f64d43ff0c18 7678
mbed_official 146:f64d43ff0c18 7679 /*!
mbed_official 146:f64d43ff0c18 7680 * @}
mbed_official 146:f64d43ff0c18 7681 */ /* end of group I2C_Register_Masks */
mbed_official 146:f64d43ff0c18 7682
mbed_official 146:f64d43ff0c18 7683
mbed_official 146:f64d43ff0c18 7684 /* I2C - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 7685 /** Peripheral I2C0 base address */
mbed_official 146:f64d43ff0c18 7686 #define I2C0_BASE (0x40066000u)
mbed_official 146:f64d43ff0c18 7687 /** Peripheral I2C0 base pointer */
mbed_official 146:f64d43ff0c18 7688 #define I2C0 ((I2C_Type *)I2C0_BASE)
mbed_official 146:f64d43ff0c18 7689 #define I2C0_BASE_PTR (I2C0)
mbed_official 146:f64d43ff0c18 7690 /** Peripheral I2C1 base address */
mbed_official 146:f64d43ff0c18 7691 #define I2C1_BASE (0x40067000u)
mbed_official 146:f64d43ff0c18 7692 /** Peripheral I2C1 base pointer */
mbed_official 146:f64d43ff0c18 7693 #define I2C1 ((I2C_Type *)I2C1_BASE)
mbed_official 146:f64d43ff0c18 7694 #define I2C1_BASE_PTR (I2C1)
mbed_official 146:f64d43ff0c18 7695 /** Peripheral I2C2 base address */
mbed_official 146:f64d43ff0c18 7696 #define I2C2_BASE (0x400E6000u)
mbed_official 146:f64d43ff0c18 7697 /** Peripheral I2C2 base pointer */
mbed_official 146:f64d43ff0c18 7698 #define I2C2 ((I2C_Type *)I2C2_BASE)
mbed_official 146:f64d43ff0c18 7699 #define I2C2_BASE_PTR (I2C2)
mbed_official 324:406fd2029f23 7700 /** Array initializer of I2C peripheral base addresses */
mbed_official 324:406fd2029f23 7701 #define I2C_BASE_ADDRS { I2C0_BASE, I2C1_BASE, I2C2_BASE }
mbed_official 146:f64d43ff0c18 7702 /** Array initializer of I2C peripheral base pointers */
mbed_official 324:406fd2029f23 7703 #define I2C_BASE_PTRS { I2C0, I2C1, I2C2 }
mbed_official 324:406fd2029f23 7704 /** Interrupt vectors for the I2C peripheral type */
mbed_official 324:406fd2029f23 7705 #define I2C_IRQS { I2C0_IRQn, I2C1_IRQn, I2C2_IRQn }
mbed_official 146:f64d43ff0c18 7706
mbed_official 146:f64d43ff0c18 7707 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7708 -- I2C - Register accessor macros
mbed_official 146:f64d43ff0c18 7709 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7710
mbed_official 146:f64d43ff0c18 7711 /*!
mbed_official 146:f64d43ff0c18 7712 * @addtogroup I2C_Register_Accessor_Macros I2C - Register accessor macros
mbed_official 146:f64d43ff0c18 7713 * @{
mbed_official 146:f64d43ff0c18 7714 */
mbed_official 146:f64d43ff0c18 7715
mbed_official 146:f64d43ff0c18 7716
mbed_official 146:f64d43ff0c18 7717 /* I2C - Register instance definitions */
mbed_official 146:f64d43ff0c18 7718 /* I2C0 */
mbed_official 146:f64d43ff0c18 7719 #define I2C0_A1 I2C_A1_REG(I2C0)
mbed_official 146:f64d43ff0c18 7720 #define I2C0_F I2C_F_REG(I2C0)
mbed_official 146:f64d43ff0c18 7721 #define I2C0_C1 I2C_C1_REG(I2C0)
mbed_official 146:f64d43ff0c18 7722 #define I2C0_S I2C_S_REG(I2C0)
mbed_official 146:f64d43ff0c18 7723 #define I2C0_D I2C_D_REG(I2C0)
mbed_official 146:f64d43ff0c18 7724 #define I2C0_C2 I2C_C2_REG(I2C0)
mbed_official 146:f64d43ff0c18 7725 #define I2C0_FLT I2C_FLT_REG(I2C0)
mbed_official 146:f64d43ff0c18 7726 #define I2C0_RA I2C_RA_REG(I2C0)
mbed_official 146:f64d43ff0c18 7727 #define I2C0_SMB I2C_SMB_REG(I2C0)
mbed_official 146:f64d43ff0c18 7728 #define I2C0_A2 I2C_A2_REG(I2C0)
mbed_official 146:f64d43ff0c18 7729 #define I2C0_SLTH I2C_SLTH_REG(I2C0)
mbed_official 146:f64d43ff0c18 7730 #define I2C0_SLTL I2C_SLTL_REG(I2C0)
mbed_official 146:f64d43ff0c18 7731 /* I2C1 */
mbed_official 146:f64d43ff0c18 7732 #define I2C1_A1 I2C_A1_REG(I2C1)
mbed_official 146:f64d43ff0c18 7733 #define I2C1_F I2C_F_REG(I2C1)
mbed_official 146:f64d43ff0c18 7734 #define I2C1_C1 I2C_C1_REG(I2C1)
mbed_official 146:f64d43ff0c18 7735 #define I2C1_S I2C_S_REG(I2C1)
mbed_official 146:f64d43ff0c18 7736 #define I2C1_D I2C_D_REG(I2C1)
mbed_official 146:f64d43ff0c18 7737 #define I2C1_C2 I2C_C2_REG(I2C1)
mbed_official 146:f64d43ff0c18 7738 #define I2C1_FLT I2C_FLT_REG(I2C1)
mbed_official 146:f64d43ff0c18 7739 #define I2C1_RA I2C_RA_REG(I2C1)
mbed_official 146:f64d43ff0c18 7740 #define I2C1_SMB I2C_SMB_REG(I2C1)
mbed_official 146:f64d43ff0c18 7741 #define I2C1_A2 I2C_A2_REG(I2C1)
mbed_official 146:f64d43ff0c18 7742 #define I2C1_SLTH I2C_SLTH_REG(I2C1)
mbed_official 146:f64d43ff0c18 7743 #define I2C1_SLTL I2C_SLTL_REG(I2C1)
mbed_official 146:f64d43ff0c18 7744 /* I2C2 */
mbed_official 146:f64d43ff0c18 7745 #define I2C2_A1 I2C_A1_REG(I2C2)
mbed_official 146:f64d43ff0c18 7746 #define I2C2_F I2C_F_REG(I2C2)
mbed_official 146:f64d43ff0c18 7747 #define I2C2_C1 I2C_C1_REG(I2C2)
mbed_official 146:f64d43ff0c18 7748 #define I2C2_S I2C_S_REG(I2C2)
mbed_official 146:f64d43ff0c18 7749 #define I2C2_D I2C_D_REG(I2C2)
mbed_official 146:f64d43ff0c18 7750 #define I2C2_C2 I2C_C2_REG(I2C2)
mbed_official 146:f64d43ff0c18 7751 #define I2C2_FLT I2C_FLT_REG(I2C2)
mbed_official 146:f64d43ff0c18 7752 #define I2C2_RA I2C_RA_REG(I2C2)
mbed_official 146:f64d43ff0c18 7753 #define I2C2_SMB I2C_SMB_REG(I2C2)
mbed_official 146:f64d43ff0c18 7754 #define I2C2_A2 I2C_A2_REG(I2C2)
mbed_official 146:f64d43ff0c18 7755 #define I2C2_SLTH I2C_SLTH_REG(I2C2)
mbed_official 146:f64d43ff0c18 7756 #define I2C2_SLTL I2C_SLTL_REG(I2C2)
mbed_official 146:f64d43ff0c18 7757
mbed_official 146:f64d43ff0c18 7758 /*!
mbed_official 146:f64d43ff0c18 7759 * @}
mbed_official 146:f64d43ff0c18 7760 */ /* end of group I2C_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 7761
mbed_official 146:f64d43ff0c18 7762
mbed_official 146:f64d43ff0c18 7763 /*!
mbed_official 146:f64d43ff0c18 7764 * @}
mbed_official 146:f64d43ff0c18 7765 */ /* end of group I2C_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 7766
mbed_official 146:f64d43ff0c18 7767
mbed_official 146:f64d43ff0c18 7768 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7769 -- I2S Peripheral Access Layer
mbed_official 146:f64d43ff0c18 7770 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7771
mbed_official 146:f64d43ff0c18 7772 /*!
mbed_official 146:f64d43ff0c18 7773 * @addtogroup I2S_Peripheral_Access_Layer I2S Peripheral Access Layer
mbed_official 146:f64d43ff0c18 7774 * @{
mbed_official 146:f64d43ff0c18 7775 */
mbed_official 146:f64d43ff0c18 7776
mbed_official 146:f64d43ff0c18 7777 /** I2S - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 7778 typedef struct {
mbed_official 146:f64d43ff0c18 7779 __IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 7780 __IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 7781 __IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 7782 __IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 7783 __IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
mbed_official 146:f64d43ff0c18 7784 __IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 7785 uint8_t RESERVED_0[8];
mbed_official 146:f64d43ff0c18 7786 __O uint32_t TDR[2]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
mbed_official 146:f64d43ff0c18 7787 uint8_t RESERVED_1[24];
mbed_official 146:f64d43ff0c18 7788 __I uint32_t TFR[2]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
mbed_official 146:f64d43ff0c18 7789 uint8_t RESERVED_2[24];
mbed_official 146:f64d43ff0c18 7790 __IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
mbed_official 146:f64d43ff0c18 7791 uint8_t RESERVED_3[28];
mbed_official 146:f64d43ff0c18 7792 __IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
mbed_official 146:f64d43ff0c18 7793 __IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x84 */
mbed_official 146:f64d43ff0c18 7794 __IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
mbed_official 146:f64d43ff0c18 7795 __IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
mbed_official 146:f64d43ff0c18 7796 __IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
mbed_official 146:f64d43ff0c18 7797 __IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
mbed_official 146:f64d43ff0c18 7798 uint8_t RESERVED_4[8];
mbed_official 146:f64d43ff0c18 7799 __I uint32_t RDR[2]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 7800 uint8_t RESERVED_5[24];
mbed_official 146:f64d43ff0c18 7801 __I uint32_t RFR[2]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 7802 uint8_t RESERVED_6[24];
mbed_official 146:f64d43ff0c18 7803 __IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
mbed_official 146:f64d43ff0c18 7804 uint8_t RESERVED_7[28];
mbed_official 146:f64d43ff0c18 7805 __IO uint32_t MCR; /**< SAI MCLK Control Register, offset: 0x100 */
mbed_official 146:f64d43ff0c18 7806 __IO uint32_t MDR; /**< SAI MCLK Divide Register, offset: 0x104 */
mbed_official 146:f64d43ff0c18 7807 } I2S_Type, *I2S_MemMapPtr;
mbed_official 146:f64d43ff0c18 7808
mbed_official 146:f64d43ff0c18 7809 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7810 -- I2S - Register accessor macros
mbed_official 146:f64d43ff0c18 7811 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7812
mbed_official 146:f64d43ff0c18 7813 /*!
mbed_official 146:f64d43ff0c18 7814 * @addtogroup I2S_Register_Accessor_Macros I2S - Register accessor macros
mbed_official 146:f64d43ff0c18 7815 * @{
mbed_official 146:f64d43ff0c18 7816 */
mbed_official 146:f64d43ff0c18 7817
mbed_official 146:f64d43ff0c18 7818
mbed_official 146:f64d43ff0c18 7819 /* I2S - Register accessors */
mbed_official 146:f64d43ff0c18 7820 #define I2S_TCSR_REG(base) ((base)->TCSR)
mbed_official 146:f64d43ff0c18 7821 #define I2S_TCR1_REG(base) ((base)->TCR1)
mbed_official 146:f64d43ff0c18 7822 #define I2S_TCR2_REG(base) ((base)->TCR2)
mbed_official 146:f64d43ff0c18 7823 #define I2S_TCR3_REG(base) ((base)->TCR3)
mbed_official 146:f64d43ff0c18 7824 #define I2S_TCR4_REG(base) ((base)->TCR4)
mbed_official 146:f64d43ff0c18 7825 #define I2S_TCR5_REG(base) ((base)->TCR5)
mbed_official 146:f64d43ff0c18 7826 #define I2S_TDR_REG(base,index) ((base)->TDR[index])
mbed_official 146:f64d43ff0c18 7827 #define I2S_TFR_REG(base,index) ((base)->TFR[index])
mbed_official 146:f64d43ff0c18 7828 #define I2S_TMR_REG(base) ((base)->TMR)
mbed_official 146:f64d43ff0c18 7829 #define I2S_RCSR_REG(base) ((base)->RCSR)
mbed_official 146:f64d43ff0c18 7830 #define I2S_RCR1_REG(base) ((base)->RCR1)
mbed_official 146:f64d43ff0c18 7831 #define I2S_RCR2_REG(base) ((base)->RCR2)
mbed_official 146:f64d43ff0c18 7832 #define I2S_RCR3_REG(base) ((base)->RCR3)
mbed_official 146:f64d43ff0c18 7833 #define I2S_RCR4_REG(base) ((base)->RCR4)
mbed_official 146:f64d43ff0c18 7834 #define I2S_RCR5_REG(base) ((base)->RCR5)
mbed_official 146:f64d43ff0c18 7835 #define I2S_RDR_REG(base,index) ((base)->RDR[index])
mbed_official 146:f64d43ff0c18 7836 #define I2S_RFR_REG(base,index) ((base)->RFR[index])
mbed_official 146:f64d43ff0c18 7837 #define I2S_RMR_REG(base) ((base)->RMR)
mbed_official 146:f64d43ff0c18 7838 #define I2S_MCR_REG(base) ((base)->MCR)
mbed_official 146:f64d43ff0c18 7839 #define I2S_MDR_REG(base) ((base)->MDR)
mbed_official 146:f64d43ff0c18 7840
mbed_official 146:f64d43ff0c18 7841 /*!
mbed_official 146:f64d43ff0c18 7842 * @}
mbed_official 146:f64d43ff0c18 7843 */ /* end of group I2S_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 7844
mbed_official 146:f64d43ff0c18 7845
mbed_official 146:f64d43ff0c18 7846 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 7847 -- I2S Register Masks
mbed_official 146:f64d43ff0c18 7848 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 7849
mbed_official 146:f64d43ff0c18 7850 /*!
mbed_official 146:f64d43ff0c18 7851 * @addtogroup I2S_Register_Masks I2S Register Masks
mbed_official 146:f64d43ff0c18 7852 * @{
mbed_official 146:f64d43ff0c18 7853 */
mbed_official 146:f64d43ff0c18 7854
mbed_official 146:f64d43ff0c18 7855 /* TCSR Bit Fields */
mbed_official 146:f64d43ff0c18 7856 #define I2S_TCSR_FRDE_MASK 0x1u
mbed_official 146:f64d43ff0c18 7857 #define I2S_TCSR_FRDE_SHIFT 0
mbed_official 146:f64d43ff0c18 7858 #define I2S_TCSR_FWDE_MASK 0x2u
mbed_official 146:f64d43ff0c18 7859 #define I2S_TCSR_FWDE_SHIFT 1
mbed_official 146:f64d43ff0c18 7860 #define I2S_TCSR_FRIE_MASK 0x100u
mbed_official 146:f64d43ff0c18 7861 #define I2S_TCSR_FRIE_SHIFT 8
mbed_official 146:f64d43ff0c18 7862 #define I2S_TCSR_FWIE_MASK 0x200u
mbed_official 146:f64d43ff0c18 7863 #define I2S_TCSR_FWIE_SHIFT 9
mbed_official 146:f64d43ff0c18 7864 #define I2S_TCSR_FEIE_MASK 0x400u
mbed_official 146:f64d43ff0c18 7865 #define I2S_TCSR_FEIE_SHIFT 10
mbed_official 146:f64d43ff0c18 7866 #define I2S_TCSR_SEIE_MASK 0x800u
mbed_official 146:f64d43ff0c18 7867 #define I2S_TCSR_SEIE_SHIFT 11
mbed_official 146:f64d43ff0c18 7868 #define I2S_TCSR_WSIE_MASK 0x1000u
mbed_official 146:f64d43ff0c18 7869 #define I2S_TCSR_WSIE_SHIFT 12
mbed_official 146:f64d43ff0c18 7870 #define I2S_TCSR_FRF_MASK 0x10000u
mbed_official 146:f64d43ff0c18 7871 #define I2S_TCSR_FRF_SHIFT 16
mbed_official 146:f64d43ff0c18 7872 #define I2S_TCSR_FWF_MASK 0x20000u
mbed_official 146:f64d43ff0c18 7873 #define I2S_TCSR_FWF_SHIFT 17
mbed_official 146:f64d43ff0c18 7874 #define I2S_TCSR_FEF_MASK 0x40000u
mbed_official 146:f64d43ff0c18 7875 #define I2S_TCSR_FEF_SHIFT 18
mbed_official 146:f64d43ff0c18 7876 #define I2S_TCSR_SEF_MASK 0x80000u
mbed_official 146:f64d43ff0c18 7877 #define I2S_TCSR_SEF_SHIFT 19
mbed_official 146:f64d43ff0c18 7878 #define I2S_TCSR_WSF_MASK 0x100000u
mbed_official 146:f64d43ff0c18 7879 #define I2S_TCSR_WSF_SHIFT 20
mbed_official 146:f64d43ff0c18 7880 #define I2S_TCSR_SR_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 7881 #define I2S_TCSR_SR_SHIFT 24
mbed_official 146:f64d43ff0c18 7882 #define I2S_TCSR_FR_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 7883 #define I2S_TCSR_FR_SHIFT 25
mbed_official 146:f64d43ff0c18 7884 #define I2S_TCSR_BCE_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 7885 #define I2S_TCSR_BCE_SHIFT 28
mbed_official 146:f64d43ff0c18 7886 #define I2S_TCSR_DBGE_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 7887 #define I2S_TCSR_DBGE_SHIFT 29
mbed_official 146:f64d43ff0c18 7888 #define I2S_TCSR_STOPE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 7889 #define I2S_TCSR_STOPE_SHIFT 30
mbed_official 146:f64d43ff0c18 7890 #define I2S_TCSR_TE_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 7891 #define I2S_TCSR_TE_SHIFT 31
mbed_official 146:f64d43ff0c18 7892 /* TCR1 Bit Fields */
mbed_official 146:f64d43ff0c18 7893 #define I2S_TCR1_TFW_MASK 0x7u
mbed_official 146:f64d43ff0c18 7894 #define I2S_TCR1_TFW_SHIFT 0
mbed_official 146:f64d43ff0c18 7895 #define I2S_TCR1_TFW(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR1_TFW_SHIFT))&I2S_TCR1_TFW_MASK)
mbed_official 146:f64d43ff0c18 7896 /* TCR2 Bit Fields */
mbed_official 146:f64d43ff0c18 7897 #define I2S_TCR2_DIV_MASK 0xFFu
mbed_official 146:f64d43ff0c18 7898 #define I2S_TCR2_DIV_SHIFT 0
mbed_official 146:f64d43ff0c18 7899 #define I2S_TCR2_DIV(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_DIV_SHIFT))&I2S_TCR2_DIV_MASK)
mbed_official 146:f64d43ff0c18 7900 #define I2S_TCR2_BCD_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 7901 #define I2S_TCR2_BCD_SHIFT 24
mbed_official 146:f64d43ff0c18 7902 #define I2S_TCR2_BCP_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 7903 #define I2S_TCR2_BCP_SHIFT 25
mbed_official 146:f64d43ff0c18 7904 #define I2S_TCR2_MSEL_MASK 0xC000000u
mbed_official 146:f64d43ff0c18 7905 #define I2S_TCR2_MSEL_SHIFT 26
mbed_official 146:f64d43ff0c18 7906 #define I2S_TCR2_MSEL(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_MSEL_SHIFT))&I2S_TCR2_MSEL_MASK)
mbed_official 146:f64d43ff0c18 7907 #define I2S_TCR2_BCI_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 7908 #define I2S_TCR2_BCI_SHIFT 28
mbed_official 146:f64d43ff0c18 7909 #define I2S_TCR2_BCS_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 7910 #define I2S_TCR2_BCS_SHIFT 29
mbed_official 146:f64d43ff0c18 7911 #define I2S_TCR2_SYNC_MASK 0xC0000000u
mbed_official 146:f64d43ff0c18 7912 #define I2S_TCR2_SYNC_SHIFT 30
mbed_official 146:f64d43ff0c18 7913 #define I2S_TCR2_SYNC(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR2_SYNC_SHIFT))&I2S_TCR2_SYNC_MASK)
mbed_official 146:f64d43ff0c18 7914 /* TCR3 Bit Fields */
mbed_official 146:f64d43ff0c18 7915 #define I2S_TCR3_WDFL_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 7916 #define I2S_TCR3_WDFL_SHIFT 0
mbed_official 146:f64d43ff0c18 7917 #define I2S_TCR3_WDFL(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR3_WDFL_SHIFT))&I2S_TCR3_WDFL_MASK)
mbed_official 146:f64d43ff0c18 7918 #define I2S_TCR3_TCE_MASK 0x30000u
mbed_official 146:f64d43ff0c18 7919 #define I2S_TCR3_TCE_SHIFT 16
mbed_official 146:f64d43ff0c18 7920 #define I2S_TCR3_TCE(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR3_TCE_SHIFT))&I2S_TCR3_TCE_MASK)
mbed_official 146:f64d43ff0c18 7921 /* TCR4 Bit Fields */
mbed_official 146:f64d43ff0c18 7922 #define I2S_TCR4_FSD_MASK 0x1u
mbed_official 146:f64d43ff0c18 7923 #define I2S_TCR4_FSD_SHIFT 0
mbed_official 146:f64d43ff0c18 7924 #define I2S_TCR4_FSP_MASK 0x2u
mbed_official 146:f64d43ff0c18 7925 #define I2S_TCR4_FSP_SHIFT 1
mbed_official 146:f64d43ff0c18 7926 #define I2S_TCR4_FSE_MASK 0x8u
mbed_official 146:f64d43ff0c18 7927 #define I2S_TCR4_FSE_SHIFT 3
mbed_official 146:f64d43ff0c18 7928 #define I2S_TCR4_MF_MASK 0x10u
mbed_official 146:f64d43ff0c18 7929 #define I2S_TCR4_MF_SHIFT 4
mbed_official 146:f64d43ff0c18 7930 #define I2S_TCR4_SYWD_MASK 0x1F00u
mbed_official 146:f64d43ff0c18 7931 #define I2S_TCR4_SYWD_SHIFT 8
mbed_official 146:f64d43ff0c18 7932 #define I2S_TCR4_SYWD(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR4_SYWD_SHIFT))&I2S_TCR4_SYWD_MASK)
mbed_official 146:f64d43ff0c18 7933 #define I2S_TCR4_FRSZ_MASK 0x1F0000u
mbed_official 146:f64d43ff0c18 7934 #define I2S_TCR4_FRSZ_SHIFT 16
mbed_official 146:f64d43ff0c18 7935 #define I2S_TCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR4_FRSZ_SHIFT))&I2S_TCR4_FRSZ_MASK)
mbed_official 146:f64d43ff0c18 7936 /* TCR5 Bit Fields */
mbed_official 146:f64d43ff0c18 7937 #define I2S_TCR5_FBT_MASK 0x1F00u
mbed_official 146:f64d43ff0c18 7938 #define I2S_TCR5_FBT_SHIFT 8
mbed_official 146:f64d43ff0c18 7939 #define I2S_TCR5_FBT(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_FBT_SHIFT))&I2S_TCR5_FBT_MASK)
mbed_official 146:f64d43ff0c18 7940 #define I2S_TCR5_W0W_MASK 0x1F0000u
mbed_official 146:f64d43ff0c18 7941 #define I2S_TCR5_W0W_SHIFT 16
mbed_official 146:f64d43ff0c18 7942 #define I2S_TCR5_W0W(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_W0W_SHIFT))&I2S_TCR5_W0W_MASK)
mbed_official 146:f64d43ff0c18 7943 #define I2S_TCR5_WNW_MASK 0x1F000000u
mbed_official 146:f64d43ff0c18 7944 #define I2S_TCR5_WNW_SHIFT 24
mbed_official 146:f64d43ff0c18 7945 #define I2S_TCR5_WNW(x) (((uint32_t)(((uint32_t)(x))<<I2S_TCR5_WNW_SHIFT))&I2S_TCR5_WNW_MASK)
mbed_official 146:f64d43ff0c18 7946 /* TDR Bit Fields */
mbed_official 146:f64d43ff0c18 7947 #define I2S_TDR_TDR_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 7948 #define I2S_TDR_TDR_SHIFT 0
mbed_official 146:f64d43ff0c18 7949 #define I2S_TDR_TDR(x) (((uint32_t)(((uint32_t)(x))<<I2S_TDR_TDR_SHIFT))&I2S_TDR_TDR_MASK)
mbed_official 146:f64d43ff0c18 7950 /* TFR Bit Fields */
mbed_official 146:f64d43ff0c18 7951 #define I2S_TFR_RFP_MASK 0xFu
mbed_official 146:f64d43ff0c18 7952 #define I2S_TFR_RFP_SHIFT 0
mbed_official 146:f64d43ff0c18 7953 #define I2S_TFR_RFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_TFR_RFP_SHIFT))&I2S_TFR_RFP_MASK)
mbed_official 146:f64d43ff0c18 7954 #define I2S_TFR_WFP_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 7955 #define I2S_TFR_WFP_SHIFT 16
mbed_official 146:f64d43ff0c18 7956 #define I2S_TFR_WFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_TFR_WFP_SHIFT))&I2S_TFR_WFP_MASK)
mbed_official 146:f64d43ff0c18 7957 /* TMR Bit Fields */
mbed_official 146:f64d43ff0c18 7958 #define I2S_TMR_TWM_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 7959 #define I2S_TMR_TWM_SHIFT 0
mbed_official 146:f64d43ff0c18 7960 #define I2S_TMR_TWM(x) (((uint32_t)(((uint32_t)(x))<<I2S_TMR_TWM_SHIFT))&I2S_TMR_TWM_MASK)
mbed_official 146:f64d43ff0c18 7961 /* RCSR Bit Fields */
mbed_official 146:f64d43ff0c18 7962 #define I2S_RCSR_FRDE_MASK 0x1u
mbed_official 146:f64d43ff0c18 7963 #define I2S_RCSR_FRDE_SHIFT 0
mbed_official 146:f64d43ff0c18 7964 #define I2S_RCSR_FWDE_MASK 0x2u
mbed_official 146:f64d43ff0c18 7965 #define I2S_RCSR_FWDE_SHIFT 1
mbed_official 146:f64d43ff0c18 7966 #define I2S_RCSR_FRIE_MASK 0x100u
mbed_official 146:f64d43ff0c18 7967 #define I2S_RCSR_FRIE_SHIFT 8
mbed_official 146:f64d43ff0c18 7968 #define I2S_RCSR_FWIE_MASK 0x200u
mbed_official 146:f64d43ff0c18 7969 #define I2S_RCSR_FWIE_SHIFT 9
mbed_official 146:f64d43ff0c18 7970 #define I2S_RCSR_FEIE_MASK 0x400u
mbed_official 146:f64d43ff0c18 7971 #define I2S_RCSR_FEIE_SHIFT 10
mbed_official 146:f64d43ff0c18 7972 #define I2S_RCSR_SEIE_MASK 0x800u
mbed_official 146:f64d43ff0c18 7973 #define I2S_RCSR_SEIE_SHIFT 11
mbed_official 146:f64d43ff0c18 7974 #define I2S_RCSR_WSIE_MASK 0x1000u
mbed_official 146:f64d43ff0c18 7975 #define I2S_RCSR_WSIE_SHIFT 12
mbed_official 146:f64d43ff0c18 7976 #define I2S_RCSR_FRF_MASK 0x10000u
mbed_official 146:f64d43ff0c18 7977 #define I2S_RCSR_FRF_SHIFT 16
mbed_official 146:f64d43ff0c18 7978 #define I2S_RCSR_FWF_MASK 0x20000u
mbed_official 146:f64d43ff0c18 7979 #define I2S_RCSR_FWF_SHIFT 17
mbed_official 146:f64d43ff0c18 7980 #define I2S_RCSR_FEF_MASK 0x40000u
mbed_official 146:f64d43ff0c18 7981 #define I2S_RCSR_FEF_SHIFT 18
mbed_official 146:f64d43ff0c18 7982 #define I2S_RCSR_SEF_MASK 0x80000u
mbed_official 146:f64d43ff0c18 7983 #define I2S_RCSR_SEF_SHIFT 19
mbed_official 146:f64d43ff0c18 7984 #define I2S_RCSR_WSF_MASK 0x100000u
mbed_official 146:f64d43ff0c18 7985 #define I2S_RCSR_WSF_SHIFT 20
mbed_official 146:f64d43ff0c18 7986 #define I2S_RCSR_SR_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 7987 #define I2S_RCSR_SR_SHIFT 24
mbed_official 146:f64d43ff0c18 7988 #define I2S_RCSR_FR_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 7989 #define I2S_RCSR_FR_SHIFT 25
mbed_official 146:f64d43ff0c18 7990 #define I2S_RCSR_BCE_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 7991 #define I2S_RCSR_BCE_SHIFT 28
mbed_official 146:f64d43ff0c18 7992 #define I2S_RCSR_DBGE_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 7993 #define I2S_RCSR_DBGE_SHIFT 29
mbed_official 146:f64d43ff0c18 7994 #define I2S_RCSR_STOPE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 7995 #define I2S_RCSR_STOPE_SHIFT 30
mbed_official 146:f64d43ff0c18 7996 #define I2S_RCSR_RE_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 7997 #define I2S_RCSR_RE_SHIFT 31
mbed_official 146:f64d43ff0c18 7998 /* RCR1 Bit Fields */
mbed_official 146:f64d43ff0c18 7999 #define I2S_RCR1_RFW_MASK 0x7u
mbed_official 146:f64d43ff0c18 8000 #define I2S_RCR1_RFW_SHIFT 0
mbed_official 146:f64d43ff0c18 8001 #define I2S_RCR1_RFW(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR1_RFW_SHIFT))&I2S_RCR1_RFW_MASK)
mbed_official 146:f64d43ff0c18 8002 /* RCR2 Bit Fields */
mbed_official 146:f64d43ff0c18 8003 #define I2S_RCR2_DIV_MASK 0xFFu
mbed_official 146:f64d43ff0c18 8004 #define I2S_RCR2_DIV_SHIFT 0
mbed_official 146:f64d43ff0c18 8005 #define I2S_RCR2_DIV(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_DIV_SHIFT))&I2S_RCR2_DIV_MASK)
mbed_official 146:f64d43ff0c18 8006 #define I2S_RCR2_BCD_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 8007 #define I2S_RCR2_BCD_SHIFT 24
mbed_official 146:f64d43ff0c18 8008 #define I2S_RCR2_BCP_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 8009 #define I2S_RCR2_BCP_SHIFT 25
mbed_official 146:f64d43ff0c18 8010 #define I2S_RCR2_MSEL_MASK 0xC000000u
mbed_official 146:f64d43ff0c18 8011 #define I2S_RCR2_MSEL_SHIFT 26
mbed_official 146:f64d43ff0c18 8012 #define I2S_RCR2_MSEL(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_MSEL_SHIFT))&I2S_RCR2_MSEL_MASK)
mbed_official 146:f64d43ff0c18 8013 #define I2S_RCR2_BCI_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 8014 #define I2S_RCR2_BCI_SHIFT 28
mbed_official 146:f64d43ff0c18 8015 #define I2S_RCR2_BCS_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 8016 #define I2S_RCR2_BCS_SHIFT 29
mbed_official 146:f64d43ff0c18 8017 #define I2S_RCR2_SYNC_MASK 0xC0000000u
mbed_official 146:f64d43ff0c18 8018 #define I2S_RCR2_SYNC_SHIFT 30
mbed_official 146:f64d43ff0c18 8019 #define I2S_RCR2_SYNC(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR2_SYNC_SHIFT))&I2S_RCR2_SYNC_MASK)
mbed_official 146:f64d43ff0c18 8020 /* RCR3 Bit Fields */
mbed_official 146:f64d43ff0c18 8021 #define I2S_RCR3_WDFL_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 8022 #define I2S_RCR3_WDFL_SHIFT 0
mbed_official 146:f64d43ff0c18 8023 #define I2S_RCR3_WDFL(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR3_WDFL_SHIFT))&I2S_RCR3_WDFL_MASK)
mbed_official 146:f64d43ff0c18 8024 #define I2S_RCR3_RCE_MASK 0x30000u
mbed_official 146:f64d43ff0c18 8025 #define I2S_RCR3_RCE_SHIFT 16
mbed_official 146:f64d43ff0c18 8026 #define I2S_RCR3_RCE(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR3_RCE_SHIFT))&I2S_RCR3_RCE_MASK)
mbed_official 146:f64d43ff0c18 8027 /* RCR4 Bit Fields */
mbed_official 146:f64d43ff0c18 8028 #define I2S_RCR4_FSD_MASK 0x1u
mbed_official 146:f64d43ff0c18 8029 #define I2S_RCR4_FSD_SHIFT 0
mbed_official 146:f64d43ff0c18 8030 #define I2S_RCR4_FSP_MASK 0x2u
mbed_official 146:f64d43ff0c18 8031 #define I2S_RCR4_FSP_SHIFT 1
mbed_official 146:f64d43ff0c18 8032 #define I2S_RCR4_FSE_MASK 0x8u
mbed_official 146:f64d43ff0c18 8033 #define I2S_RCR4_FSE_SHIFT 3
mbed_official 146:f64d43ff0c18 8034 #define I2S_RCR4_MF_MASK 0x10u
mbed_official 146:f64d43ff0c18 8035 #define I2S_RCR4_MF_SHIFT 4
mbed_official 146:f64d43ff0c18 8036 #define I2S_RCR4_SYWD_MASK 0x1F00u
mbed_official 146:f64d43ff0c18 8037 #define I2S_RCR4_SYWD_SHIFT 8
mbed_official 146:f64d43ff0c18 8038 #define I2S_RCR4_SYWD(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR4_SYWD_SHIFT))&I2S_RCR4_SYWD_MASK)
mbed_official 146:f64d43ff0c18 8039 #define I2S_RCR4_FRSZ_MASK 0x1F0000u
mbed_official 146:f64d43ff0c18 8040 #define I2S_RCR4_FRSZ_SHIFT 16
mbed_official 146:f64d43ff0c18 8041 #define I2S_RCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR4_FRSZ_SHIFT))&I2S_RCR4_FRSZ_MASK)
mbed_official 146:f64d43ff0c18 8042 /* RCR5 Bit Fields */
mbed_official 146:f64d43ff0c18 8043 #define I2S_RCR5_FBT_MASK 0x1F00u
mbed_official 146:f64d43ff0c18 8044 #define I2S_RCR5_FBT_SHIFT 8
mbed_official 146:f64d43ff0c18 8045 #define I2S_RCR5_FBT(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_FBT_SHIFT))&I2S_RCR5_FBT_MASK)
mbed_official 146:f64d43ff0c18 8046 #define I2S_RCR5_W0W_MASK 0x1F0000u
mbed_official 146:f64d43ff0c18 8047 #define I2S_RCR5_W0W_SHIFT 16
mbed_official 146:f64d43ff0c18 8048 #define I2S_RCR5_W0W(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_W0W_SHIFT))&I2S_RCR5_W0W_MASK)
mbed_official 146:f64d43ff0c18 8049 #define I2S_RCR5_WNW_MASK 0x1F000000u
mbed_official 146:f64d43ff0c18 8050 #define I2S_RCR5_WNW_SHIFT 24
mbed_official 146:f64d43ff0c18 8051 #define I2S_RCR5_WNW(x) (((uint32_t)(((uint32_t)(x))<<I2S_RCR5_WNW_SHIFT))&I2S_RCR5_WNW_MASK)
mbed_official 146:f64d43ff0c18 8052 /* RDR Bit Fields */
mbed_official 146:f64d43ff0c18 8053 #define I2S_RDR_RDR_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 8054 #define I2S_RDR_RDR_SHIFT 0
mbed_official 146:f64d43ff0c18 8055 #define I2S_RDR_RDR(x) (((uint32_t)(((uint32_t)(x))<<I2S_RDR_RDR_SHIFT))&I2S_RDR_RDR_MASK)
mbed_official 146:f64d43ff0c18 8056 /* RFR Bit Fields */
mbed_official 146:f64d43ff0c18 8057 #define I2S_RFR_RFP_MASK 0xFu
mbed_official 146:f64d43ff0c18 8058 #define I2S_RFR_RFP_SHIFT 0
mbed_official 146:f64d43ff0c18 8059 #define I2S_RFR_RFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_RFR_RFP_SHIFT))&I2S_RFR_RFP_MASK)
mbed_official 146:f64d43ff0c18 8060 #define I2S_RFR_WFP_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 8061 #define I2S_RFR_WFP_SHIFT 16
mbed_official 146:f64d43ff0c18 8062 #define I2S_RFR_WFP(x) (((uint32_t)(((uint32_t)(x))<<I2S_RFR_WFP_SHIFT))&I2S_RFR_WFP_MASK)
mbed_official 146:f64d43ff0c18 8063 /* RMR Bit Fields */
mbed_official 146:f64d43ff0c18 8064 #define I2S_RMR_RWM_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 8065 #define I2S_RMR_RWM_SHIFT 0
mbed_official 146:f64d43ff0c18 8066 #define I2S_RMR_RWM(x) (((uint32_t)(((uint32_t)(x))<<I2S_RMR_RWM_SHIFT))&I2S_RMR_RWM_MASK)
mbed_official 146:f64d43ff0c18 8067 /* MCR Bit Fields */
mbed_official 146:f64d43ff0c18 8068 #define I2S_MCR_MICS_MASK 0x3000000u
mbed_official 146:f64d43ff0c18 8069 #define I2S_MCR_MICS_SHIFT 24
mbed_official 146:f64d43ff0c18 8070 #define I2S_MCR_MICS(x) (((uint32_t)(((uint32_t)(x))<<I2S_MCR_MICS_SHIFT))&I2S_MCR_MICS_MASK)
mbed_official 146:f64d43ff0c18 8071 #define I2S_MCR_MOE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 8072 #define I2S_MCR_MOE_SHIFT 30
mbed_official 146:f64d43ff0c18 8073 #define I2S_MCR_DUF_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 8074 #define I2S_MCR_DUF_SHIFT 31
mbed_official 146:f64d43ff0c18 8075 /* MDR Bit Fields */
mbed_official 146:f64d43ff0c18 8076 #define I2S_MDR_DIVIDE_MASK 0xFFFu
mbed_official 146:f64d43ff0c18 8077 #define I2S_MDR_DIVIDE_SHIFT 0
mbed_official 146:f64d43ff0c18 8078 #define I2S_MDR_DIVIDE(x) (((uint32_t)(((uint32_t)(x))<<I2S_MDR_DIVIDE_SHIFT))&I2S_MDR_DIVIDE_MASK)
mbed_official 146:f64d43ff0c18 8079 #define I2S_MDR_FRACT_MASK 0xFF000u
mbed_official 146:f64d43ff0c18 8080 #define I2S_MDR_FRACT_SHIFT 12
mbed_official 146:f64d43ff0c18 8081 #define I2S_MDR_FRACT(x) (((uint32_t)(((uint32_t)(x))<<I2S_MDR_FRACT_SHIFT))&I2S_MDR_FRACT_MASK)
mbed_official 146:f64d43ff0c18 8082
mbed_official 146:f64d43ff0c18 8083 /*!
mbed_official 146:f64d43ff0c18 8084 * @}
mbed_official 146:f64d43ff0c18 8085 */ /* end of group I2S_Register_Masks */
mbed_official 146:f64d43ff0c18 8086
mbed_official 146:f64d43ff0c18 8087
mbed_official 146:f64d43ff0c18 8088 /* I2S - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 8089 /** Peripheral I2S0 base address */
mbed_official 146:f64d43ff0c18 8090 #define I2S0_BASE (0x4002F000u)
mbed_official 146:f64d43ff0c18 8091 /** Peripheral I2S0 base pointer */
mbed_official 146:f64d43ff0c18 8092 #define I2S0 ((I2S_Type *)I2S0_BASE)
mbed_official 146:f64d43ff0c18 8093 #define I2S0_BASE_PTR (I2S0)
mbed_official 324:406fd2029f23 8094 /** Array initializer of I2S peripheral base addresses */
mbed_official 324:406fd2029f23 8095 #define I2S_BASE_ADDRS { I2S0_BASE }
mbed_official 146:f64d43ff0c18 8096 /** Array initializer of I2S peripheral base pointers */
mbed_official 324:406fd2029f23 8097 #define I2S_BASE_PTRS { I2S0 }
mbed_official 324:406fd2029f23 8098 /** Interrupt vectors for the I2S peripheral type */
mbed_official 324:406fd2029f23 8099 #define I2S_RX_IRQS { I2S0_Rx_IRQn }
mbed_official 324:406fd2029f23 8100 #define I2S_TX_IRQS { I2S0_Tx_IRQn }
mbed_official 146:f64d43ff0c18 8101
mbed_official 146:f64d43ff0c18 8102 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8103 -- I2S - Register accessor macros
mbed_official 146:f64d43ff0c18 8104 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8105
mbed_official 146:f64d43ff0c18 8106 /*!
mbed_official 146:f64d43ff0c18 8107 * @addtogroup I2S_Register_Accessor_Macros I2S - Register accessor macros
mbed_official 146:f64d43ff0c18 8108 * @{
mbed_official 146:f64d43ff0c18 8109 */
mbed_official 146:f64d43ff0c18 8110
mbed_official 146:f64d43ff0c18 8111
mbed_official 146:f64d43ff0c18 8112 /* I2S - Register instance definitions */
mbed_official 146:f64d43ff0c18 8113 /* I2S0 */
mbed_official 146:f64d43ff0c18 8114 #define I2S0_TCSR I2S_TCSR_REG(I2S0)
mbed_official 146:f64d43ff0c18 8115 #define I2S0_TCR1 I2S_TCR1_REG(I2S0)
mbed_official 146:f64d43ff0c18 8116 #define I2S0_TCR2 I2S_TCR2_REG(I2S0)
mbed_official 146:f64d43ff0c18 8117 #define I2S0_TCR3 I2S_TCR3_REG(I2S0)
mbed_official 146:f64d43ff0c18 8118 #define I2S0_TCR4 I2S_TCR4_REG(I2S0)
mbed_official 146:f64d43ff0c18 8119 #define I2S0_TCR5 I2S_TCR5_REG(I2S0)
mbed_official 146:f64d43ff0c18 8120 #define I2S0_TDR0 I2S_TDR_REG(I2S0,0)
mbed_official 146:f64d43ff0c18 8121 #define I2S0_TDR1 I2S_TDR_REG(I2S0,1)
mbed_official 146:f64d43ff0c18 8122 #define I2S0_TFR0 I2S_TFR_REG(I2S0,0)
mbed_official 146:f64d43ff0c18 8123 #define I2S0_TFR1 I2S_TFR_REG(I2S0,1)
mbed_official 146:f64d43ff0c18 8124 #define I2S0_TMR I2S_TMR_REG(I2S0)
mbed_official 146:f64d43ff0c18 8125 #define I2S0_RCSR I2S_RCSR_REG(I2S0)
mbed_official 146:f64d43ff0c18 8126 #define I2S0_RCR1 I2S_RCR1_REG(I2S0)
mbed_official 146:f64d43ff0c18 8127 #define I2S0_RCR2 I2S_RCR2_REG(I2S0)
mbed_official 146:f64d43ff0c18 8128 #define I2S0_RCR3 I2S_RCR3_REG(I2S0)
mbed_official 146:f64d43ff0c18 8129 #define I2S0_RCR4 I2S_RCR4_REG(I2S0)
mbed_official 146:f64d43ff0c18 8130 #define I2S0_RCR5 I2S_RCR5_REG(I2S0)
mbed_official 146:f64d43ff0c18 8131 #define I2S0_RDR0 I2S_RDR_REG(I2S0,0)
mbed_official 146:f64d43ff0c18 8132 #define I2S0_RDR1 I2S_RDR_REG(I2S0,1)
mbed_official 146:f64d43ff0c18 8133 #define I2S0_RFR0 I2S_RFR_REG(I2S0,0)
mbed_official 146:f64d43ff0c18 8134 #define I2S0_RFR1 I2S_RFR_REG(I2S0,1)
mbed_official 146:f64d43ff0c18 8135 #define I2S0_RMR I2S_RMR_REG(I2S0)
mbed_official 146:f64d43ff0c18 8136 #define I2S0_MCR I2S_MCR_REG(I2S0)
mbed_official 146:f64d43ff0c18 8137 #define I2S0_MDR I2S_MDR_REG(I2S0)
mbed_official 146:f64d43ff0c18 8138
mbed_official 146:f64d43ff0c18 8139 /* I2S - Register array accessors */
mbed_official 146:f64d43ff0c18 8140 #define I2S0_TDR(index) I2S_TDR_REG(I2S0,index)
mbed_official 146:f64d43ff0c18 8141 #define I2S0_TFR(index) I2S_TFR_REG(I2S0,index)
mbed_official 146:f64d43ff0c18 8142 #define I2S0_RDR(index) I2S_RDR_REG(I2S0,index)
mbed_official 146:f64d43ff0c18 8143 #define I2S0_RFR(index) I2S_RFR_REG(I2S0,index)
mbed_official 146:f64d43ff0c18 8144
mbed_official 146:f64d43ff0c18 8145 /*!
mbed_official 146:f64d43ff0c18 8146 * @}
mbed_official 146:f64d43ff0c18 8147 */ /* end of group I2S_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8148
mbed_official 146:f64d43ff0c18 8149
mbed_official 146:f64d43ff0c18 8150 /*!
mbed_official 146:f64d43ff0c18 8151 * @}
mbed_official 146:f64d43ff0c18 8152 */ /* end of group I2S_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 8153
mbed_official 146:f64d43ff0c18 8154
mbed_official 146:f64d43ff0c18 8155 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8156 -- LLWU Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8157 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8158
mbed_official 146:f64d43ff0c18 8159 /*!
mbed_official 146:f64d43ff0c18 8160 * @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8161 * @{
mbed_official 146:f64d43ff0c18 8162 */
mbed_official 146:f64d43ff0c18 8163
mbed_official 146:f64d43ff0c18 8164 /** LLWU - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 8165 typedef struct {
mbed_official 146:f64d43ff0c18 8166 __IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 8167 __IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
mbed_official 146:f64d43ff0c18 8168 __IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
mbed_official 146:f64d43ff0c18 8169 __IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
mbed_official 146:f64d43ff0c18 8170 __IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 8171 __IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
mbed_official 146:f64d43ff0c18 8172 __IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
mbed_official 146:f64d43ff0c18 8173 __I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
mbed_official 146:f64d43ff0c18 8174 __IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 8175 __IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
mbed_official 146:f64d43ff0c18 8176 __IO uint8_t RST; /**< LLWU Reset Enable register, offset: 0xA */
mbed_official 146:f64d43ff0c18 8177 } LLWU_Type, *LLWU_MemMapPtr;
mbed_official 146:f64d43ff0c18 8178
mbed_official 146:f64d43ff0c18 8179 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8180 -- LLWU - Register accessor macros
mbed_official 146:f64d43ff0c18 8181 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8182
mbed_official 146:f64d43ff0c18 8183 /*!
mbed_official 146:f64d43ff0c18 8184 * @addtogroup LLWU_Register_Accessor_Macros LLWU - Register accessor macros
mbed_official 146:f64d43ff0c18 8185 * @{
mbed_official 146:f64d43ff0c18 8186 */
mbed_official 146:f64d43ff0c18 8187
mbed_official 146:f64d43ff0c18 8188
mbed_official 146:f64d43ff0c18 8189 /* LLWU - Register accessors */
mbed_official 146:f64d43ff0c18 8190 #define LLWU_PE1_REG(base) ((base)->PE1)
mbed_official 146:f64d43ff0c18 8191 #define LLWU_PE2_REG(base) ((base)->PE2)
mbed_official 146:f64d43ff0c18 8192 #define LLWU_PE3_REG(base) ((base)->PE3)
mbed_official 146:f64d43ff0c18 8193 #define LLWU_PE4_REG(base) ((base)->PE4)
mbed_official 146:f64d43ff0c18 8194 #define LLWU_ME_REG(base) ((base)->ME)
mbed_official 146:f64d43ff0c18 8195 #define LLWU_F1_REG(base) ((base)->F1)
mbed_official 146:f64d43ff0c18 8196 #define LLWU_F2_REG(base) ((base)->F2)
mbed_official 146:f64d43ff0c18 8197 #define LLWU_F3_REG(base) ((base)->F3)
mbed_official 146:f64d43ff0c18 8198 #define LLWU_FILT1_REG(base) ((base)->FILT1)
mbed_official 146:f64d43ff0c18 8199 #define LLWU_FILT2_REG(base) ((base)->FILT2)
mbed_official 146:f64d43ff0c18 8200 #define LLWU_RST_REG(base) ((base)->RST)
mbed_official 146:f64d43ff0c18 8201
mbed_official 146:f64d43ff0c18 8202 /*!
mbed_official 146:f64d43ff0c18 8203 * @}
mbed_official 146:f64d43ff0c18 8204 */ /* end of group LLWU_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8205
mbed_official 146:f64d43ff0c18 8206
mbed_official 146:f64d43ff0c18 8207 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8208 -- LLWU Register Masks
mbed_official 146:f64d43ff0c18 8209 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8210
mbed_official 146:f64d43ff0c18 8211 /*!
mbed_official 146:f64d43ff0c18 8212 * @addtogroup LLWU_Register_Masks LLWU Register Masks
mbed_official 146:f64d43ff0c18 8213 * @{
mbed_official 146:f64d43ff0c18 8214 */
mbed_official 146:f64d43ff0c18 8215
mbed_official 146:f64d43ff0c18 8216 /* PE1 Bit Fields */
mbed_official 146:f64d43ff0c18 8217 #define LLWU_PE1_WUPE0_MASK 0x3u
mbed_official 146:f64d43ff0c18 8218 #define LLWU_PE1_WUPE0_SHIFT 0
mbed_official 146:f64d43ff0c18 8219 #define LLWU_PE1_WUPE0(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE0_SHIFT))&LLWU_PE1_WUPE0_MASK)
mbed_official 146:f64d43ff0c18 8220 #define LLWU_PE1_WUPE1_MASK 0xCu
mbed_official 146:f64d43ff0c18 8221 #define LLWU_PE1_WUPE1_SHIFT 2
mbed_official 146:f64d43ff0c18 8222 #define LLWU_PE1_WUPE1(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE1_SHIFT))&LLWU_PE1_WUPE1_MASK)
mbed_official 146:f64d43ff0c18 8223 #define LLWU_PE1_WUPE2_MASK 0x30u
mbed_official 146:f64d43ff0c18 8224 #define LLWU_PE1_WUPE2_SHIFT 4
mbed_official 146:f64d43ff0c18 8225 #define LLWU_PE1_WUPE2(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE2_SHIFT))&LLWU_PE1_WUPE2_MASK)
mbed_official 146:f64d43ff0c18 8226 #define LLWU_PE1_WUPE3_MASK 0xC0u
mbed_official 146:f64d43ff0c18 8227 #define LLWU_PE1_WUPE3_SHIFT 6
mbed_official 146:f64d43ff0c18 8228 #define LLWU_PE1_WUPE3(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE1_WUPE3_SHIFT))&LLWU_PE1_WUPE3_MASK)
mbed_official 146:f64d43ff0c18 8229 /* PE2 Bit Fields */
mbed_official 146:f64d43ff0c18 8230 #define LLWU_PE2_WUPE4_MASK 0x3u
mbed_official 146:f64d43ff0c18 8231 #define LLWU_PE2_WUPE4_SHIFT 0
mbed_official 146:f64d43ff0c18 8232 #define LLWU_PE2_WUPE4(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE4_SHIFT))&LLWU_PE2_WUPE4_MASK)
mbed_official 146:f64d43ff0c18 8233 #define LLWU_PE2_WUPE5_MASK 0xCu
mbed_official 146:f64d43ff0c18 8234 #define LLWU_PE2_WUPE5_SHIFT 2
mbed_official 146:f64d43ff0c18 8235 #define LLWU_PE2_WUPE5(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE5_SHIFT))&LLWU_PE2_WUPE5_MASK)
mbed_official 146:f64d43ff0c18 8236 #define LLWU_PE2_WUPE6_MASK 0x30u
mbed_official 146:f64d43ff0c18 8237 #define LLWU_PE2_WUPE6_SHIFT 4
mbed_official 146:f64d43ff0c18 8238 #define LLWU_PE2_WUPE6(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE6_SHIFT))&LLWU_PE2_WUPE6_MASK)
mbed_official 146:f64d43ff0c18 8239 #define LLWU_PE2_WUPE7_MASK 0xC0u
mbed_official 146:f64d43ff0c18 8240 #define LLWU_PE2_WUPE7_SHIFT 6
mbed_official 146:f64d43ff0c18 8241 #define LLWU_PE2_WUPE7(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE7_SHIFT))&LLWU_PE2_WUPE7_MASK)
mbed_official 146:f64d43ff0c18 8242 /* PE3 Bit Fields */
mbed_official 146:f64d43ff0c18 8243 #define LLWU_PE3_WUPE8_MASK 0x3u
mbed_official 146:f64d43ff0c18 8244 #define LLWU_PE3_WUPE8_SHIFT 0
mbed_official 146:f64d43ff0c18 8245 #define LLWU_PE3_WUPE8(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE8_SHIFT))&LLWU_PE3_WUPE8_MASK)
mbed_official 146:f64d43ff0c18 8246 #define LLWU_PE3_WUPE9_MASK 0xCu
mbed_official 146:f64d43ff0c18 8247 #define LLWU_PE3_WUPE9_SHIFT 2
mbed_official 146:f64d43ff0c18 8248 #define LLWU_PE3_WUPE9(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE9_SHIFT))&LLWU_PE3_WUPE9_MASK)
mbed_official 146:f64d43ff0c18 8249 #define LLWU_PE3_WUPE10_MASK 0x30u
mbed_official 146:f64d43ff0c18 8250 #define LLWU_PE3_WUPE10_SHIFT 4
mbed_official 146:f64d43ff0c18 8251 #define LLWU_PE3_WUPE10(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE10_SHIFT))&LLWU_PE3_WUPE10_MASK)
mbed_official 146:f64d43ff0c18 8252 #define LLWU_PE3_WUPE11_MASK 0xC0u
mbed_official 146:f64d43ff0c18 8253 #define LLWU_PE3_WUPE11_SHIFT 6
mbed_official 146:f64d43ff0c18 8254 #define LLWU_PE3_WUPE11(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE11_SHIFT))&LLWU_PE3_WUPE11_MASK)
mbed_official 146:f64d43ff0c18 8255 /* PE4 Bit Fields */
mbed_official 146:f64d43ff0c18 8256 #define LLWU_PE4_WUPE12_MASK 0x3u
mbed_official 146:f64d43ff0c18 8257 #define LLWU_PE4_WUPE12_SHIFT 0
mbed_official 146:f64d43ff0c18 8258 #define LLWU_PE4_WUPE12(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE12_SHIFT))&LLWU_PE4_WUPE12_MASK)
mbed_official 146:f64d43ff0c18 8259 #define LLWU_PE4_WUPE13_MASK 0xCu
mbed_official 146:f64d43ff0c18 8260 #define LLWU_PE4_WUPE13_SHIFT 2
mbed_official 146:f64d43ff0c18 8261 #define LLWU_PE4_WUPE13(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE13_SHIFT))&LLWU_PE4_WUPE13_MASK)
mbed_official 146:f64d43ff0c18 8262 #define LLWU_PE4_WUPE14_MASK 0x30u
mbed_official 146:f64d43ff0c18 8263 #define LLWU_PE4_WUPE14_SHIFT 4
mbed_official 146:f64d43ff0c18 8264 #define LLWU_PE4_WUPE14(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE14_SHIFT))&LLWU_PE4_WUPE14_MASK)
mbed_official 146:f64d43ff0c18 8265 #define LLWU_PE4_WUPE15_MASK 0xC0u
mbed_official 146:f64d43ff0c18 8266 #define LLWU_PE4_WUPE15_SHIFT 6
mbed_official 146:f64d43ff0c18 8267 #define LLWU_PE4_WUPE15(x) (((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE15_SHIFT))&LLWU_PE4_WUPE15_MASK)
mbed_official 146:f64d43ff0c18 8268 /* ME Bit Fields */
mbed_official 146:f64d43ff0c18 8269 #define LLWU_ME_WUME0_MASK 0x1u
mbed_official 146:f64d43ff0c18 8270 #define LLWU_ME_WUME0_SHIFT 0
mbed_official 146:f64d43ff0c18 8271 #define LLWU_ME_WUME1_MASK 0x2u
mbed_official 146:f64d43ff0c18 8272 #define LLWU_ME_WUME1_SHIFT 1
mbed_official 146:f64d43ff0c18 8273 #define LLWU_ME_WUME2_MASK 0x4u
mbed_official 146:f64d43ff0c18 8274 #define LLWU_ME_WUME2_SHIFT 2
mbed_official 146:f64d43ff0c18 8275 #define LLWU_ME_WUME3_MASK 0x8u
mbed_official 146:f64d43ff0c18 8276 #define LLWU_ME_WUME3_SHIFT 3
mbed_official 146:f64d43ff0c18 8277 #define LLWU_ME_WUME4_MASK 0x10u
mbed_official 146:f64d43ff0c18 8278 #define LLWU_ME_WUME4_SHIFT 4
mbed_official 146:f64d43ff0c18 8279 #define LLWU_ME_WUME5_MASK 0x20u
mbed_official 146:f64d43ff0c18 8280 #define LLWU_ME_WUME5_SHIFT 5
mbed_official 146:f64d43ff0c18 8281 #define LLWU_ME_WUME6_MASK 0x40u
mbed_official 146:f64d43ff0c18 8282 #define LLWU_ME_WUME6_SHIFT 6
mbed_official 146:f64d43ff0c18 8283 #define LLWU_ME_WUME7_MASK 0x80u
mbed_official 146:f64d43ff0c18 8284 #define LLWU_ME_WUME7_SHIFT 7
mbed_official 146:f64d43ff0c18 8285 /* F1 Bit Fields */
mbed_official 146:f64d43ff0c18 8286 #define LLWU_F1_WUF0_MASK 0x1u
mbed_official 146:f64d43ff0c18 8287 #define LLWU_F1_WUF0_SHIFT 0
mbed_official 146:f64d43ff0c18 8288 #define LLWU_F1_WUF1_MASK 0x2u
mbed_official 146:f64d43ff0c18 8289 #define LLWU_F1_WUF1_SHIFT 1
mbed_official 146:f64d43ff0c18 8290 #define LLWU_F1_WUF2_MASK 0x4u
mbed_official 146:f64d43ff0c18 8291 #define LLWU_F1_WUF2_SHIFT 2
mbed_official 146:f64d43ff0c18 8292 #define LLWU_F1_WUF3_MASK 0x8u
mbed_official 146:f64d43ff0c18 8293 #define LLWU_F1_WUF3_SHIFT 3
mbed_official 146:f64d43ff0c18 8294 #define LLWU_F1_WUF4_MASK 0x10u
mbed_official 146:f64d43ff0c18 8295 #define LLWU_F1_WUF4_SHIFT 4
mbed_official 146:f64d43ff0c18 8296 #define LLWU_F1_WUF5_MASK 0x20u
mbed_official 146:f64d43ff0c18 8297 #define LLWU_F1_WUF5_SHIFT 5
mbed_official 146:f64d43ff0c18 8298 #define LLWU_F1_WUF6_MASK 0x40u
mbed_official 146:f64d43ff0c18 8299 #define LLWU_F1_WUF6_SHIFT 6
mbed_official 146:f64d43ff0c18 8300 #define LLWU_F1_WUF7_MASK 0x80u
mbed_official 146:f64d43ff0c18 8301 #define LLWU_F1_WUF7_SHIFT 7
mbed_official 146:f64d43ff0c18 8302 /* F2 Bit Fields */
mbed_official 146:f64d43ff0c18 8303 #define LLWU_F2_WUF8_MASK 0x1u
mbed_official 146:f64d43ff0c18 8304 #define LLWU_F2_WUF8_SHIFT 0
mbed_official 146:f64d43ff0c18 8305 #define LLWU_F2_WUF9_MASK 0x2u
mbed_official 146:f64d43ff0c18 8306 #define LLWU_F2_WUF9_SHIFT 1
mbed_official 146:f64d43ff0c18 8307 #define LLWU_F2_WUF10_MASK 0x4u
mbed_official 146:f64d43ff0c18 8308 #define LLWU_F2_WUF10_SHIFT 2
mbed_official 146:f64d43ff0c18 8309 #define LLWU_F2_WUF11_MASK 0x8u
mbed_official 146:f64d43ff0c18 8310 #define LLWU_F2_WUF11_SHIFT 3
mbed_official 146:f64d43ff0c18 8311 #define LLWU_F2_WUF12_MASK 0x10u
mbed_official 146:f64d43ff0c18 8312 #define LLWU_F2_WUF12_SHIFT 4
mbed_official 146:f64d43ff0c18 8313 #define LLWU_F2_WUF13_MASK 0x20u
mbed_official 146:f64d43ff0c18 8314 #define LLWU_F2_WUF13_SHIFT 5
mbed_official 146:f64d43ff0c18 8315 #define LLWU_F2_WUF14_MASK 0x40u
mbed_official 146:f64d43ff0c18 8316 #define LLWU_F2_WUF14_SHIFT 6
mbed_official 146:f64d43ff0c18 8317 #define LLWU_F2_WUF15_MASK 0x80u
mbed_official 146:f64d43ff0c18 8318 #define LLWU_F2_WUF15_SHIFT 7
mbed_official 146:f64d43ff0c18 8319 /* F3 Bit Fields */
mbed_official 146:f64d43ff0c18 8320 #define LLWU_F3_MWUF0_MASK 0x1u
mbed_official 146:f64d43ff0c18 8321 #define LLWU_F3_MWUF0_SHIFT 0
mbed_official 146:f64d43ff0c18 8322 #define LLWU_F3_MWUF1_MASK 0x2u
mbed_official 146:f64d43ff0c18 8323 #define LLWU_F3_MWUF1_SHIFT 1
mbed_official 146:f64d43ff0c18 8324 #define LLWU_F3_MWUF2_MASK 0x4u
mbed_official 146:f64d43ff0c18 8325 #define LLWU_F3_MWUF2_SHIFT 2
mbed_official 146:f64d43ff0c18 8326 #define LLWU_F3_MWUF3_MASK 0x8u
mbed_official 146:f64d43ff0c18 8327 #define LLWU_F3_MWUF3_SHIFT 3
mbed_official 146:f64d43ff0c18 8328 #define LLWU_F3_MWUF4_MASK 0x10u
mbed_official 146:f64d43ff0c18 8329 #define LLWU_F3_MWUF4_SHIFT 4
mbed_official 146:f64d43ff0c18 8330 #define LLWU_F3_MWUF5_MASK 0x20u
mbed_official 146:f64d43ff0c18 8331 #define LLWU_F3_MWUF5_SHIFT 5
mbed_official 146:f64d43ff0c18 8332 #define LLWU_F3_MWUF6_MASK 0x40u
mbed_official 146:f64d43ff0c18 8333 #define LLWU_F3_MWUF6_SHIFT 6
mbed_official 146:f64d43ff0c18 8334 #define LLWU_F3_MWUF7_MASK 0x80u
mbed_official 146:f64d43ff0c18 8335 #define LLWU_F3_MWUF7_SHIFT 7
mbed_official 146:f64d43ff0c18 8336 /* FILT1 Bit Fields */
mbed_official 146:f64d43ff0c18 8337 #define LLWU_FILT1_FILTSEL_MASK 0xFu
mbed_official 146:f64d43ff0c18 8338 #define LLWU_FILT1_FILTSEL_SHIFT 0
mbed_official 146:f64d43ff0c18 8339 #define LLWU_FILT1_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTSEL_SHIFT))&LLWU_FILT1_FILTSEL_MASK)
mbed_official 146:f64d43ff0c18 8340 #define LLWU_FILT1_FILTE_MASK 0x60u
mbed_official 146:f64d43ff0c18 8341 #define LLWU_FILT1_FILTE_SHIFT 5
mbed_official 146:f64d43ff0c18 8342 #define LLWU_FILT1_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT1_FILTE_SHIFT))&LLWU_FILT1_FILTE_MASK)
mbed_official 146:f64d43ff0c18 8343 #define LLWU_FILT1_FILTF_MASK 0x80u
mbed_official 146:f64d43ff0c18 8344 #define LLWU_FILT1_FILTF_SHIFT 7
mbed_official 146:f64d43ff0c18 8345 /* FILT2 Bit Fields */
mbed_official 146:f64d43ff0c18 8346 #define LLWU_FILT2_FILTSEL_MASK 0xFu
mbed_official 146:f64d43ff0c18 8347 #define LLWU_FILT2_FILTSEL_SHIFT 0
mbed_official 146:f64d43ff0c18 8348 #define LLWU_FILT2_FILTSEL(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTSEL_SHIFT))&LLWU_FILT2_FILTSEL_MASK)
mbed_official 146:f64d43ff0c18 8349 #define LLWU_FILT2_FILTE_MASK 0x60u
mbed_official 146:f64d43ff0c18 8350 #define LLWU_FILT2_FILTE_SHIFT 5
mbed_official 146:f64d43ff0c18 8351 #define LLWU_FILT2_FILTE(x) (((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTE_SHIFT))&LLWU_FILT2_FILTE_MASK)
mbed_official 146:f64d43ff0c18 8352 #define LLWU_FILT2_FILTF_MASK 0x80u
mbed_official 146:f64d43ff0c18 8353 #define LLWU_FILT2_FILTF_SHIFT 7
mbed_official 146:f64d43ff0c18 8354 /* RST Bit Fields */
mbed_official 146:f64d43ff0c18 8355 #define LLWU_RST_RSTFILT_MASK 0x1u
mbed_official 146:f64d43ff0c18 8356 #define LLWU_RST_RSTFILT_SHIFT 0
mbed_official 146:f64d43ff0c18 8357 #define LLWU_RST_LLRSTE_MASK 0x2u
mbed_official 146:f64d43ff0c18 8358 #define LLWU_RST_LLRSTE_SHIFT 1
mbed_official 146:f64d43ff0c18 8359
mbed_official 146:f64d43ff0c18 8360 /*!
mbed_official 146:f64d43ff0c18 8361 * @}
mbed_official 146:f64d43ff0c18 8362 */ /* end of group LLWU_Register_Masks */
mbed_official 146:f64d43ff0c18 8363
mbed_official 146:f64d43ff0c18 8364
mbed_official 146:f64d43ff0c18 8365 /* LLWU - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 8366 /** Peripheral LLWU base address */
mbed_official 146:f64d43ff0c18 8367 #define LLWU_BASE (0x4007C000u)
mbed_official 146:f64d43ff0c18 8368 /** Peripheral LLWU base pointer */
mbed_official 146:f64d43ff0c18 8369 #define LLWU ((LLWU_Type *)LLWU_BASE)
mbed_official 146:f64d43ff0c18 8370 #define LLWU_BASE_PTR (LLWU)
mbed_official 324:406fd2029f23 8371 /** Array initializer of LLWU peripheral base addresses */
mbed_official 324:406fd2029f23 8372 #define LLWU_BASE_ADDRS { LLWU_BASE }
mbed_official 146:f64d43ff0c18 8373 /** Array initializer of LLWU peripheral base pointers */
mbed_official 324:406fd2029f23 8374 #define LLWU_BASE_PTRS { LLWU }
mbed_official 324:406fd2029f23 8375 /** Interrupt vectors for the LLWU peripheral type */
mbed_official 324:406fd2029f23 8376 #define LLWU_IRQS { LLW_IRQn }
mbed_official 146:f64d43ff0c18 8377
mbed_official 146:f64d43ff0c18 8378 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8379 -- LLWU - Register accessor macros
mbed_official 146:f64d43ff0c18 8380 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8381
mbed_official 146:f64d43ff0c18 8382 /*!
mbed_official 146:f64d43ff0c18 8383 * @addtogroup LLWU_Register_Accessor_Macros LLWU - Register accessor macros
mbed_official 146:f64d43ff0c18 8384 * @{
mbed_official 146:f64d43ff0c18 8385 */
mbed_official 146:f64d43ff0c18 8386
mbed_official 146:f64d43ff0c18 8387
mbed_official 146:f64d43ff0c18 8388 /* LLWU - Register instance definitions */
mbed_official 146:f64d43ff0c18 8389 /* LLWU */
mbed_official 146:f64d43ff0c18 8390 #define LLWU_PE1 LLWU_PE1_REG(LLWU)
mbed_official 146:f64d43ff0c18 8391 #define LLWU_PE2 LLWU_PE2_REG(LLWU)
mbed_official 146:f64d43ff0c18 8392 #define LLWU_PE3 LLWU_PE3_REG(LLWU)
mbed_official 146:f64d43ff0c18 8393 #define LLWU_PE4 LLWU_PE4_REG(LLWU)
mbed_official 146:f64d43ff0c18 8394 #define LLWU_ME LLWU_ME_REG(LLWU)
mbed_official 146:f64d43ff0c18 8395 #define LLWU_F1 LLWU_F1_REG(LLWU)
mbed_official 146:f64d43ff0c18 8396 #define LLWU_F2 LLWU_F2_REG(LLWU)
mbed_official 146:f64d43ff0c18 8397 #define LLWU_F3 LLWU_F3_REG(LLWU)
mbed_official 146:f64d43ff0c18 8398 #define LLWU_FILT1 LLWU_FILT1_REG(LLWU)
mbed_official 146:f64d43ff0c18 8399 #define LLWU_FILT2 LLWU_FILT2_REG(LLWU)
mbed_official 146:f64d43ff0c18 8400 #define LLWU_RST LLWU_RST_REG(LLWU)
mbed_official 146:f64d43ff0c18 8401
mbed_official 146:f64d43ff0c18 8402 /*!
mbed_official 146:f64d43ff0c18 8403 * @}
mbed_official 146:f64d43ff0c18 8404 */ /* end of group LLWU_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8405
mbed_official 146:f64d43ff0c18 8406
mbed_official 146:f64d43ff0c18 8407 /*!
mbed_official 146:f64d43ff0c18 8408 * @}
mbed_official 146:f64d43ff0c18 8409 */ /* end of group LLWU_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 8410
mbed_official 146:f64d43ff0c18 8411
mbed_official 146:f64d43ff0c18 8412 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8413 -- LPTMR Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8414 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8415
mbed_official 146:f64d43ff0c18 8416 /*!
mbed_official 146:f64d43ff0c18 8417 * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8418 * @{
mbed_official 146:f64d43ff0c18 8419 */
mbed_official 146:f64d43ff0c18 8420
mbed_official 146:f64d43ff0c18 8421 /** LPTMR - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 8422 typedef struct {
mbed_official 146:f64d43ff0c18 8423 __IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 8424 __IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 8425 __IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 8426 __IO uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 8427 } LPTMR_Type, *LPTMR_MemMapPtr;
mbed_official 146:f64d43ff0c18 8428
mbed_official 146:f64d43ff0c18 8429 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8430 -- LPTMR - Register accessor macros
mbed_official 146:f64d43ff0c18 8431 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8432
mbed_official 146:f64d43ff0c18 8433 /*!
mbed_official 146:f64d43ff0c18 8434 * @addtogroup LPTMR_Register_Accessor_Macros LPTMR - Register accessor macros
mbed_official 146:f64d43ff0c18 8435 * @{
mbed_official 146:f64d43ff0c18 8436 */
mbed_official 146:f64d43ff0c18 8437
mbed_official 146:f64d43ff0c18 8438
mbed_official 146:f64d43ff0c18 8439 /* LPTMR - Register accessors */
mbed_official 146:f64d43ff0c18 8440 #define LPTMR_CSR_REG(base) ((base)->CSR)
mbed_official 146:f64d43ff0c18 8441 #define LPTMR_PSR_REG(base) ((base)->PSR)
mbed_official 146:f64d43ff0c18 8442 #define LPTMR_CMR_REG(base) ((base)->CMR)
mbed_official 146:f64d43ff0c18 8443 #define LPTMR_CNR_REG(base) ((base)->CNR)
mbed_official 146:f64d43ff0c18 8444
mbed_official 146:f64d43ff0c18 8445 /*!
mbed_official 146:f64d43ff0c18 8446 * @}
mbed_official 146:f64d43ff0c18 8447 */ /* end of group LPTMR_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8448
mbed_official 146:f64d43ff0c18 8449
mbed_official 146:f64d43ff0c18 8450 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8451 -- LPTMR Register Masks
mbed_official 146:f64d43ff0c18 8452 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8453
mbed_official 146:f64d43ff0c18 8454 /*!
mbed_official 146:f64d43ff0c18 8455 * @addtogroup LPTMR_Register_Masks LPTMR Register Masks
mbed_official 146:f64d43ff0c18 8456 * @{
mbed_official 146:f64d43ff0c18 8457 */
mbed_official 146:f64d43ff0c18 8458
mbed_official 146:f64d43ff0c18 8459 /* CSR Bit Fields */
mbed_official 146:f64d43ff0c18 8460 #define LPTMR_CSR_TEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 8461 #define LPTMR_CSR_TEN_SHIFT 0
mbed_official 146:f64d43ff0c18 8462 #define LPTMR_CSR_TMS_MASK 0x2u
mbed_official 146:f64d43ff0c18 8463 #define LPTMR_CSR_TMS_SHIFT 1
mbed_official 146:f64d43ff0c18 8464 #define LPTMR_CSR_TFC_MASK 0x4u
mbed_official 146:f64d43ff0c18 8465 #define LPTMR_CSR_TFC_SHIFT 2
mbed_official 146:f64d43ff0c18 8466 #define LPTMR_CSR_TPP_MASK 0x8u
mbed_official 146:f64d43ff0c18 8467 #define LPTMR_CSR_TPP_SHIFT 3
mbed_official 146:f64d43ff0c18 8468 #define LPTMR_CSR_TPS_MASK 0x30u
mbed_official 146:f64d43ff0c18 8469 #define LPTMR_CSR_TPS_SHIFT 4
mbed_official 146:f64d43ff0c18 8470 #define LPTMR_CSR_TPS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CSR_TPS_SHIFT))&LPTMR_CSR_TPS_MASK)
mbed_official 146:f64d43ff0c18 8471 #define LPTMR_CSR_TIE_MASK 0x40u
mbed_official 146:f64d43ff0c18 8472 #define LPTMR_CSR_TIE_SHIFT 6
mbed_official 146:f64d43ff0c18 8473 #define LPTMR_CSR_TCF_MASK 0x80u
mbed_official 146:f64d43ff0c18 8474 #define LPTMR_CSR_TCF_SHIFT 7
mbed_official 146:f64d43ff0c18 8475 /* PSR Bit Fields */
mbed_official 146:f64d43ff0c18 8476 #define LPTMR_PSR_PCS_MASK 0x3u
mbed_official 146:f64d43ff0c18 8477 #define LPTMR_PSR_PCS_SHIFT 0
mbed_official 146:f64d43ff0c18 8478 #define LPTMR_PSR_PCS(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PCS_SHIFT))&LPTMR_PSR_PCS_MASK)
mbed_official 146:f64d43ff0c18 8479 #define LPTMR_PSR_PBYP_MASK 0x4u
mbed_official 146:f64d43ff0c18 8480 #define LPTMR_PSR_PBYP_SHIFT 2
mbed_official 146:f64d43ff0c18 8481 #define LPTMR_PSR_PRESCALE_MASK 0x78u
mbed_official 146:f64d43ff0c18 8482 #define LPTMR_PSR_PRESCALE_SHIFT 3
mbed_official 146:f64d43ff0c18 8483 #define LPTMR_PSR_PRESCALE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_PSR_PRESCALE_SHIFT))&LPTMR_PSR_PRESCALE_MASK)
mbed_official 146:f64d43ff0c18 8484 /* CMR Bit Fields */
mbed_official 146:f64d43ff0c18 8485 #define LPTMR_CMR_COMPARE_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 8486 #define LPTMR_CMR_COMPARE_SHIFT 0
mbed_official 146:f64d43ff0c18 8487 #define LPTMR_CMR_COMPARE(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CMR_COMPARE_SHIFT))&LPTMR_CMR_COMPARE_MASK)
mbed_official 146:f64d43ff0c18 8488 /* CNR Bit Fields */
mbed_official 146:f64d43ff0c18 8489 #define LPTMR_CNR_COUNTER_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 8490 #define LPTMR_CNR_COUNTER_SHIFT 0
mbed_official 146:f64d43ff0c18 8491 #define LPTMR_CNR_COUNTER(x) (((uint32_t)(((uint32_t)(x))<<LPTMR_CNR_COUNTER_SHIFT))&LPTMR_CNR_COUNTER_MASK)
mbed_official 146:f64d43ff0c18 8492
mbed_official 146:f64d43ff0c18 8493 /*!
mbed_official 146:f64d43ff0c18 8494 * @}
mbed_official 146:f64d43ff0c18 8495 */ /* end of group LPTMR_Register_Masks */
mbed_official 146:f64d43ff0c18 8496
mbed_official 146:f64d43ff0c18 8497
mbed_official 146:f64d43ff0c18 8498 /* LPTMR - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 8499 /** Peripheral LPTMR0 base address */
mbed_official 146:f64d43ff0c18 8500 #define LPTMR0_BASE (0x40040000u)
mbed_official 146:f64d43ff0c18 8501 /** Peripheral LPTMR0 base pointer */
mbed_official 146:f64d43ff0c18 8502 #define LPTMR0 ((LPTMR_Type *)LPTMR0_BASE)
mbed_official 146:f64d43ff0c18 8503 #define LPTMR0_BASE_PTR (LPTMR0)
mbed_official 324:406fd2029f23 8504 /** Array initializer of LPTMR peripheral base addresses */
mbed_official 324:406fd2029f23 8505 #define LPTMR_BASE_ADDRS { LPTMR0_BASE }
mbed_official 146:f64d43ff0c18 8506 /** Array initializer of LPTMR peripheral base pointers */
mbed_official 324:406fd2029f23 8507 #define LPTMR_BASE_PTRS { LPTMR0 }
mbed_official 324:406fd2029f23 8508 /** Interrupt vectors for the LPTMR peripheral type */
mbed_official 324:406fd2029f23 8509 #define LPTMR_IRQS { LPTimer_IRQn }
mbed_official 146:f64d43ff0c18 8510
mbed_official 146:f64d43ff0c18 8511 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8512 -- LPTMR - Register accessor macros
mbed_official 146:f64d43ff0c18 8513 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8514
mbed_official 146:f64d43ff0c18 8515 /*!
mbed_official 146:f64d43ff0c18 8516 * @addtogroup LPTMR_Register_Accessor_Macros LPTMR - Register accessor macros
mbed_official 146:f64d43ff0c18 8517 * @{
mbed_official 146:f64d43ff0c18 8518 */
mbed_official 146:f64d43ff0c18 8519
mbed_official 146:f64d43ff0c18 8520
mbed_official 146:f64d43ff0c18 8521 /* LPTMR - Register instance definitions */
mbed_official 146:f64d43ff0c18 8522 /* LPTMR0 */
mbed_official 146:f64d43ff0c18 8523 #define LPTMR0_CSR LPTMR_CSR_REG(LPTMR0)
mbed_official 146:f64d43ff0c18 8524 #define LPTMR0_PSR LPTMR_PSR_REG(LPTMR0)
mbed_official 146:f64d43ff0c18 8525 #define LPTMR0_CMR LPTMR_CMR_REG(LPTMR0)
mbed_official 146:f64d43ff0c18 8526 #define LPTMR0_CNR LPTMR_CNR_REG(LPTMR0)
mbed_official 146:f64d43ff0c18 8527
mbed_official 146:f64d43ff0c18 8528 /*!
mbed_official 146:f64d43ff0c18 8529 * @}
mbed_official 146:f64d43ff0c18 8530 */ /* end of group LPTMR_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8531
mbed_official 146:f64d43ff0c18 8532
mbed_official 146:f64d43ff0c18 8533 /*!
mbed_official 146:f64d43ff0c18 8534 * @}
mbed_official 146:f64d43ff0c18 8535 */ /* end of group LPTMR_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 8536
mbed_official 146:f64d43ff0c18 8537
mbed_official 146:f64d43ff0c18 8538 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8539 -- MCG Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8540 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8541
mbed_official 146:f64d43ff0c18 8542 /*!
mbed_official 146:f64d43ff0c18 8543 * @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8544 * @{
mbed_official 146:f64d43ff0c18 8545 */
mbed_official 146:f64d43ff0c18 8546
mbed_official 146:f64d43ff0c18 8547 /** MCG - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 8548 typedef struct {
mbed_official 146:f64d43ff0c18 8549 __IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 8550 __IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
mbed_official 146:f64d43ff0c18 8551 __IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
mbed_official 146:f64d43ff0c18 8552 __IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
mbed_official 146:f64d43ff0c18 8553 __IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 8554 __IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
mbed_official 146:f64d43ff0c18 8555 __IO uint8_t S; /**< MCG Status Register, offset: 0x6 */
mbed_official 146:f64d43ff0c18 8556 uint8_t RESERVED_0[1];
mbed_official 146:f64d43ff0c18 8557 __IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 8558 uint8_t RESERVED_1[1];
mbed_official 146:f64d43ff0c18 8559 __IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
mbed_official 146:f64d43ff0c18 8560 __IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
mbed_official 146:f64d43ff0c18 8561 __IO uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 8562 __IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
mbed_official 146:f64d43ff0c18 8563 } MCG_Type, *MCG_MemMapPtr;
mbed_official 146:f64d43ff0c18 8564
mbed_official 146:f64d43ff0c18 8565 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8566 -- MCG - Register accessor macros
mbed_official 146:f64d43ff0c18 8567 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8568
mbed_official 146:f64d43ff0c18 8569 /*!
mbed_official 146:f64d43ff0c18 8570 * @addtogroup MCG_Register_Accessor_Macros MCG - Register accessor macros
mbed_official 146:f64d43ff0c18 8571 * @{
mbed_official 146:f64d43ff0c18 8572 */
mbed_official 146:f64d43ff0c18 8573
mbed_official 146:f64d43ff0c18 8574
mbed_official 146:f64d43ff0c18 8575 /* MCG - Register accessors */
mbed_official 146:f64d43ff0c18 8576 #define MCG_C1_REG(base) ((base)->C1)
mbed_official 146:f64d43ff0c18 8577 #define MCG_C2_REG(base) ((base)->C2)
mbed_official 146:f64d43ff0c18 8578 #define MCG_C3_REG(base) ((base)->C3)
mbed_official 146:f64d43ff0c18 8579 #define MCG_C4_REG(base) ((base)->C4)
mbed_official 146:f64d43ff0c18 8580 #define MCG_C5_REG(base) ((base)->C5)
mbed_official 146:f64d43ff0c18 8581 #define MCG_C6_REG(base) ((base)->C6)
mbed_official 146:f64d43ff0c18 8582 #define MCG_S_REG(base) ((base)->S)
mbed_official 146:f64d43ff0c18 8583 #define MCG_SC_REG(base) ((base)->SC)
mbed_official 146:f64d43ff0c18 8584 #define MCG_ATCVH_REG(base) ((base)->ATCVH)
mbed_official 146:f64d43ff0c18 8585 #define MCG_ATCVL_REG(base) ((base)->ATCVL)
mbed_official 146:f64d43ff0c18 8586 #define MCG_C7_REG(base) ((base)->C7)
mbed_official 146:f64d43ff0c18 8587 #define MCG_C8_REG(base) ((base)->C8)
mbed_official 146:f64d43ff0c18 8588
mbed_official 146:f64d43ff0c18 8589 /*!
mbed_official 146:f64d43ff0c18 8590 * @}
mbed_official 146:f64d43ff0c18 8591 */ /* end of group MCG_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8592
mbed_official 146:f64d43ff0c18 8593
mbed_official 146:f64d43ff0c18 8594 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8595 -- MCG Register Masks
mbed_official 146:f64d43ff0c18 8596 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8597
mbed_official 146:f64d43ff0c18 8598 /*!
mbed_official 146:f64d43ff0c18 8599 * @addtogroup MCG_Register_Masks MCG Register Masks
mbed_official 146:f64d43ff0c18 8600 * @{
mbed_official 146:f64d43ff0c18 8601 */
mbed_official 146:f64d43ff0c18 8602
mbed_official 146:f64d43ff0c18 8603 /* C1 Bit Fields */
mbed_official 146:f64d43ff0c18 8604 #define MCG_C1_IREFSTEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 8605 #define MCG_C1_IREFSTEN_SHIFT 0
mbed_official 146:f64d43ff0c18 8606 #define MCG_C1_IRCLKEN_MASK 0x2u
mbed_official 146:f64d43ff0c18 8607 #define MCG_C1_IRCLKEN_SHIFT 1
mbed_official 146:f64d43ff0c18 8608 #define MCG_C1_IREFS_MASK 0x4u
mbed_official 146:f64d43ff0c18 8609 #define MCG_C1_IREFS_SHIFT 2
mbed_official 146:f64d43ff0c18 8610 #define MCG_C1_FRDIV_MASK 0x38u
mbed_official 146:f64d43ff0c18 8611 #define MCG_C1_FRDIV_SHIFT 3
mbed_official 146:f64d43ff0c18 8612 #define MCG_C1_FRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_FRDIV_SHIFT))&MCG_C1_FRDIV_MASK)
mbed_official 146:f64d43ff0c18 8613 #define MCG_C1_CLKS_MASK 0xC0u
mbed_official 146:f64d43ff0c18 8614 #define MCG_C1_CLKS_SHIFT 6
mbed_official 146:f64d43ff0c18 8615 #define MCG_C1_CLKS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C1_CLKS_SHIFT))&MCG_C1_CLKS_MASK)
mbed_official 146:f64d43ff0c18 8616 /* C2 Bit Fields */
mbed_official 146:f64d43ff0c18 8617 #define MCG_C2_IRCS_MASK 0x1u
mbed_official 146:f64d43ff0c18 8618 #define MCG_C2_IRCS_SHIFT 0
mbed_official 146:f64d43ff0c18 8619 #define MCG_C2_LP_MASK 0x2u
mbed_official 146:f64d43ff0c18 8620 #define MCG_C2_LP_SHIFT 1
mbed_official 324:406fd2029f23 8621 #define MCG_C2_EREFS_MASK 0x4u
mbed_official 324:406fd2029f23 8622 #define MCG_C2_EREFS_SHIFT 2
mbed_official 324:406fd2029f23 8623 #define MCG_C2_HGO_MASK 0x8u
mbed_official 324:406fd2029f23 8624 #define MCG_C2_HGO_SHIFT 3
mbed_official 324:406fd2029f23 8625 #define MCG_C2_RANGE_MASK 0x30u
mbed_official 324:406fd2029f23 8626 #define MCG_C2_RANGE_SHIFT 4
mbed_official 324:406fd2029f23 8627 #define MCG_C2_RANGE(x) (((uint8_t)(((uint8_t)(x))<<MCG_C2_RANGE_SHIFT))&MCG_C2_RANGE_MASK)
mbed_official 146:f64d43ff0c18 8628 #define MCG_C2_FCFTRIM_MASK 0x40u
mbed_official 146:f64d43ff0c18 8629 #define MCG_C2_FCFTRIM_SHIFT 6
mbed_official 146:f64d43ff0c18 8630 #define MCG_C2_LOCRE0_MASK 0x80u
mbed_official 146:f64d43ff0c18 8631 #define MCG_C2_LOCRE0_SHIFT 7
mbed_official 146:f64d43ff0c18 8632 /* C3 Bit Fields */
mbed_official 146:f64d43ff0c18 8633 #define MCG_C3_SCTRIM_MASK 0xFFu
mbed_official 146:f64d43ff0c18 8634 #define MCG_C3_SCTRIM_SHIFT 0
mbed_official 146:f64d43ff0c18 8635 #define MCG_C3_SCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C3_SCTRIM_SHIFT))&MCG_C3_SCTRIM_MASK)
mbed_official 146:f64d43ff0c18 8636 /* C4 Bit Fields */
mbed_official 146:f64d43ff0c18 8637 #define MCG_C4_SCFTRIM_MASK 0x1u
mbed_official 146:f64d43ff0c18 8638 #define MCG_C4_SCFTRIM_SHIFT 0
mbed_official 146:f64d43ff0c18 8639 #define MCG_C4_FCTRIM_MASK 0x1Eu
mbed_official 146:f64d43ff0c18 8640 #define MCG_C4_FCTRIM_SHIFT 1
mbed_official 146:f64d43ff0c18 8641 #define MCG_C4_FCTRIM(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_FCTRIM_SHIFT))&MCG_C4_FCTRIM_MASK)
mbed_official 146:f64d43ff0c18 8642 #define MCG_C4_DRST_DRS_MASK 0x60u
mbed_official 146:f64d43ff0c18 8643 #define MCG_C4_DRST_DRS_SHIFT 5
mbed_official 146:f64d43ff0c18 8644 #define MCG_C4_DRST_DRS(x) (((uint8_t)(((uint8_t)(x))<<MCG_C4_DRST_DRS_SHIFT))&MCG_C4_DRST_DRS_MASK)
mbed_official 146:f64d43ff0c18 8645 #define MCG_C4_DMX32_MASK 0x80u
mbed_official 146:f64d43ff0c18 8646 #define MCG_C4_DMX32_SHIFT 7
mbed_official 146:f64d43ff0c18 8647 /* C5 Bit Fields */
mbed_official 146:f64d43ff0c18 8648 #define MCG_C5_PRDIV0_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 8649 #define MCG_C5_PRDIV0_SHIFT 0
mbed_official 146:f64d43ff0c18 8650 #define MCG_C5_PRDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C5_PRDIV0_SHIFT))&MCG_C5_PRDIV0_MASK)
mbed_official 146:f64d43ff0c18 8651 #define MCG_C5_PLLSTEN0_MASK 0x20u
mbed_official 146:f64d43ff0c18 8652 #define MCG_C5_PLLSTEN0_SHIFT 5
mbed_official 146:f64d43ff0c18 8653 #define MCG_C5_PLLCLKEN0_MASK 0x40u
mbed_official 146:f64d43ff0c18 8654 #define MCG_C5_PLLCLKEN0_SHIFT 6
mbed_official 146:f64d43ff0c18 8655 /* C6 Bit Fields */
mbed_official 146:f64d43ff0c18 8656 #define MCG_C6_VDIV0_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 8657 #define MCG_C6_VDIV0_SHIFT 0
mbed_official 146:f64d43ff0c18 8658 #define MCG_C6_VDIV0(x) (((uint8_t)(((uint8_t)(x))<<MCG_C6_VDIV0_SHIFT))&MCG_C6_VDIV0_MASK)
mbed_official 146:f64d43ff0c18 8659 #define MCG_C6_CME0_MASK 0x20u
mbed_official 146:f64d43ff0c18 8660 #define MCG_C6_CME0_SHIFT 5
mbed_official 146:f64d43ff0c18 8661 #define MCG_C6_PLLS_MASK 0x40u
mbed_official 146:f64d43ff0c18 8662 #define MCG_C6_PLLS_SHIFT 6
mbed_official 146:f64d43ff0c18 8663 #define MCG_C6_LOLIE0_MASK 0x80u
mbed_official 146:f64d43ff0c18 8664 #define MCG_C6_LOLIE0_SHIFT 7
mbed_official 146:f64d43ff0c18 8665 /* S Bit Fields */
mbed_official 146:f64d43ff0c18 8666 #define MCG_S_IRCST_MASK 0x1u
mbed_official 146:f64d43ff0c18 8667 #define MCG_S_IRCST_SHIFT 0
mbed_official 146:f64d43ff0c18 8668 #define MCG_S_OSCINIT0_MASK 0x2u
mbed_official 146:f64d43ff0c18 8669 #define MCG_S_OSCINIT0_SHIFT 1
mbed_official 146:f64d43ff0c18 8670 #define MCG_S_CLKST_MASK 0xCu
mbed_official 146:f64d43ff0c18 8671 #define MCG_S_CLKST_SHIFT 2
mbed_official 146:f64d43ff0c18 8672 #define MCG_S_CLKST(x) (((uint8_t)(((uint8_t)(x))<<MCG_S_CLKST_SHIFT))&MCG_S_CLKST_MASK)
mbed_official 146:f64d43ff0c18 8673 #define MCG_S_IREFST_MASK 0x10u
mbed_official 146:f64d43ff0c18 8674 #define MCG_S_IREFST_SHIFT 4
mbed_official 146:f64d43ff0c18 8675 #define MCG_S_PLLST_MASK 0x20u
mbed_official 146:f64d43ff0c18 8676 #define MCG_S_PLLST_SHIFT 5
mbed_official 146:f64d43ff0c18 8677 #define MCG_S_LOCK0_MASK 0x40u
mbed_official 146:f64d43ff0c18 8678 #define MCG_S_LOCK0_SHIFT 6
mbed_official 146:f64d43ff0c18 8679 #define MCG_S_LOLS0_MASK 0x80u
mbed_official 146:f64d43ff0c18 8680 #define MCG_S_LOLS0_SHIFT 7
mbed_official 146:f64d43ff0c18 8681 /* SC Bit Fields */
mbed_official 146:f64d43ff0c18 8682 #define MCG_SC_LOCS0_MASK 0x1u
mbed_official 146:f64d43ff0c18 8683 #define MCG_SC_LOCS0_SHIFT 0
mbed_official 146:f64d43ff0c18 8684 #define MCG_SC_FCRDIV_MASK 0xEu
mbed_official 146:f64d43ff0c18 8685 #define MCG_SC_FCRDIV_SHIFT 1
mbed_official 146:f64d43ff0c18 8686 #define MCG_SC_FCRDIV(x) (((uint8_t)(((uint8_t)(x))<<MCG_SC_FCRDIV_SHIFT))&MCG_SC_FCRDIV_MASK)
mbed_official 146:f64d43ff0c18 8687 #define MCG_SC_FLTPRSRV_MASK 0x10u
mbed_official 146:f64d43ff0c18 8688 #define MCG_SC_FLTPRSRV_SHIFT 4
mbed_official 146:f64d43ff0c18 8689 #define MCG_SC_ATMF_MASK 0x20u
mbed_official 146:f64d43ff0c18 8690 #define MCG_SC_ATMF_SHIFT 5
mbed_official 146:f64d43ff0c18 8691 #define MCG_SC_ATMS_MASK 0x40u
mbed_official 146:f64d43ff0c18 8692 #define MCG_SC_ATMS_SHIFT 6
mbed_official 146:f64d43ff0c18 8693 #define MCG_SC_ATME_MASK 0x80u
mbed_official 146:f64d43ff0c18 8694 #define MCG_SC_ATME_SHIFT 7
mbed_official 146:f64d43ff0c18 8695 /* ATCVH Bit Fields */
mbed_official 146:f64d43ff0c18 8696 #define MCG_ATCVH_ATCVH_MASK 0xFFu
mbed_official 146:f64d43ff0c18 8697 #define MCG_ATCVH_ATCVH_SHIFT 0
mbed_official 146:f64d43ff0c18 8698 #define MCG_ATCVH_ATCVH(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVH_ATCVH_SHIFT))&MCG_ATCVH_ATCVH_MASK)
mbed_official 146:f64d43ff0c18 8699 /* ATCVL Bit Fields */
mbed_official 146:f64d43ff0c18 8700 #define MCG_ATCVL_ATCVL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 8701 #define MCG_ATCVL_ATCVL_SHIFT 0
mbed_official 146:f64d43ff0c18 8702 #define MCG_ATCVL_ATCVL(x) (((uint8_t)(((uint8_t)(x))<<MCG_ATCVL_ATCVL_SHIFT))&MCG_ATCVL_ATCVL_MASK)
mbed_official 146:f64d43ff0c18 8703 /* C7 Bit Fields */
mbed_official 146:f64d43ff0c18 8704 #define MCG_C7_OSCSEL_MASK 0x3u
mbed_official 146:f64d43ff0c18 8705 #define MCG_C7_OSCSEL_SHIFT 0
mbed_official 146:f64d43ff0c18 8706 #define MCG_C7_OSCSEL(x) (((uint8_t)(((uint8_t)(x))<<MCG_C7_OSCSEL_SHIFT))&MCG_C7_OSCSEL_MASK)
mbed_official 146:f64d43ff0c18 8707 /* C8 Bit Fields */
mbed_official 146:f64d43ff0c18 8708 #define MCG_C8_LOCS1_MASK 0x1u
mbed_official 146:f64d43ff0c18 8709 #define MCG_C8_LOCS1_SHIFT 0
mbed_official 146:f64d43ff0c18 8710 #define MCG_C8_CME1_MASK 0x20u
mbed_official 146:f64d43ff0c18 8711 #define MCG_C8_CME1_SHIFT 5
mbed_official 146:f64d43ff0c18 8712 #define MCG_C8_LOLRE_MASK 0x40u
mbed_official 146:f64d43ff0c18 8713 #define MCG_C8_LOLRE_SHIFT 6
mbed_official 146:f64d43ff0c18 8714 #define MCG_C8_LOCRE1_MASK 0x80u
mbed_official 146:f64d43ff0c18 8715 #define MCG_C8_LOCRE1_SHIFT 7
mbed_official 146:f64d43ff0c18 8716
mbed_official 146:f64d43ff0c18 8717 /*!
mbed_official 146:f64d43ff0c18 8718 * @}
mbed_official 146:f64d43ff0c18 8719 */ /* end of group MCG_Register_Masks */
mbed_official 146:f64d43ff0c18 8720
mbed_official 146:f64d43ff0c18 8721
mbed_official 146:f64d43ff0c18 8722 /* MCG - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 8723 /** Peripheral MCG base address */
mbed_official 146:f64d43ff0c18 8724 #define MCG_BASE (0x40064000u)
mbed_official 146:f64d43ff0c18 8725 /** Peripheral MCG base pointer */
mbed_official 146:f64d43ff0c18 8726 #define MCG ((MCG_Type *)MCG_BASE)
mbed_official 146:f64d43ff0c18 8727 #define MCG_BASE_PTR (MCG)
mbed_official 324:406fd2029f23 8728 /** Array initializer of MCG peripheral base addresses */
mbed_official 324:406fd2029f23 8729 #define MCG_BASE_ADDRS { MCG_BASE }
mbed_official 146:f64d43ff0c18 8730 /** Array initializer of MCG peripheral base pointers */
mbed_official 324:406fd2029f23 8731 #define MCG_BASE_PTRS { MCG }
mbed_official 146:f64d43ff0c18 8732
mbed_official 146:f64d43ff0c18 8733 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8734 -- MCG - Register accessor macros
mbed_official 146:f64d43ff0c18 8735 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8736
mbed_official 146:f64d43ff0c18 8737 /*!
mbed_official 146:f64d43ff0c18 8738 * @addtogroup MCG_Register_Accessor_Macros MCG - Register accessor macros
mbed_official 146:f64d43ff0c18 8739 * @{
mbed_official 146:f64d43ff0c18 8740 */
mbed_official 146:f64d43ff0c18 8741
mbed_official 146:f64d43ff0c18 8742
mbed_official 146:f64d43ff0c18 8743 /* MCG - Register instance definitions */
mbed_official 146:f64d43ff0c18 8744 /* MCG */
mbed_official 146:f64d43ff0c18 8745 #define MCG_C1 MCG_C1_REG(MCG)
mbed_official 146:f64d43ff0c18 8746 #define MCG_C2 MCG_C2_REG(MCG)
mbed_official 146:f64d43ff0c18 8747 #define MCG_C3 MCG_C3_REG(MCG)
mbed_official 146:f64d43ff0c18 8748 #define MCG_C4 MCG_C4_REG(MCG)
mbed_official 146:f64d43ff0c18 8749 #define MCG_C5 MCG_C5_REG(MCG)
mbed_official 146:f64d43ff0c18 8750 #define MCG_C6 MCG_C6_REG(MCG)
mbed_official 146:f64d43ff0c18 8751 #define MCG_S MCG_S_REG(MCG)
mbed_official 146:f64d43ff0c18 8752 #define MCG_SC MCG_SC_REG(MCG)
mbed_official 146:f64d43ff0c18 8753 #define MCG_ATCVH MCG_ATCVH_REG(MCG)
mbed_official 146:f64d43ff0c18 8754 #define MCG_ATCVL MCG_ATCVL_REG(MCG)
mbed_official 146:f64d43ff0c18 8755 #define MCG_C7 MCG_C7_REG(MCG)
mbed_official 146:f64d43ff0c18 8756 #define MCG_C8 MCG_C8_REG(MCG)
mbed_official 146:f64d43ff0c18 8757
mbed_official 146:f64d43ff0c18 8758 /*!
mbed_official 146:f64d43ff0c18 8759 * @}
mbed_official 146:f64d43ff0c18 8760 */ /* end of group MCG_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8761
mbed_official 146:f64d43ff0c18 8762
mbed_official 146:f64d43ff0c18 8763 /*!
mbed_official 146:f64d43ff0c18 8764 * @}
mbed_official 146:f64d43ff0c18 8765 */ /* end of group MCG_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 8766
mbed_official 146:f64d43ff0c18 8767
mbed_official 146:f64d43ff0c18 8768 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8769 -- MCM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8770 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8771
mbed_official 146:f64d43ff0c18 8772 /*!
mbed_official 146:f64d43ff0c18 8773 * @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8774 * @{
mbed_official 146:f64d43ff0c18 8775 */
mbed_official 146:f64d43ff0c18 8776
mbed_official 146:f64d43ff0c18 8777 /** MCM - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 8778 typedef struct {
mbed_official 146:f64d43ff0c18 8779 uint8_t RESERVED_0[8];
mbed_official 146:f64d43ff0c18 8780 __I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
mbed_official 146:f64d43ff0c18 8781 __I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
mbed_official 324:406fd2029f23 8782 __IO uint32_t CR; /**< Control Register, offset: 0xC */
mbed_official 324:406fd2029f23 8783 __IO uint32_t ISCR; /**< Interrupt Status Register, offset: 0x10 */
mbed_official 146:f64d43ff0c18 8784 __IO uint32_t ETBCC; /**< ETB Counter Control register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 8785 __IO uint32_t ETBRL; /**< ETB Reload register, offset: 0x18 */
mbed_official 146:f64d43ff0c18 8786 __I uint32_t ETBCNT; /**< ETB Counter Value register, offset: 0x1C */
mbed_official 146:f64d43ff0c18 8787 uint8_t RESERVED_1[16];
mbed_official 146:f64d43ff0c18 8788 __IO uint32_t PID; /**< Process ID register, offset: 0x30 */
mbed_official 146:f64d43ff0c18 8789 } MCM_Type, *MCM_MemMapPtr;
mbed_official 146:f64d43ff0c18 8790
mbed_official 146:f64d43ff0c18 8791 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8792 -- MCM - Register accessor macros
mbed_official 146:f64d43ff0c18 8793 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8794
mbed_official 146:f64d43ff0c18 8795 /*!
mbed_official 146:f64d43ff0c18 8796 * @addtogroup MCM_Register_Accessor_Macros MCM - Register accessor macros
mbed_official 146:f64d43ff0c18 8797 * @{
mbed_official 146:f64d43ff0c18 8798 */
mbed_official 146:f64d43ff0c18 8799
mbed_official 146:f64d43ff0c18 8800
mbed_official 146:f64d43ff0c18 8801 /* MCM - Register accessors */
mbed_official 146:f64d43ff0c18 8802 #define MCM_PLASC_REG(base) ((base)->PLASC)
mbed_official 146:f64d43ff0c18 8803 #define MCM_PLAMC_REG(base) ((base)->PLAMC)
mbed_official 324:406fd2029f23 8804 #define MCM_CR_REG(base) ((base)->CR)
mbed_official 324:406fd2029f23 8805 #define MCM_ISCR_REG(base) ((base)->ISCR)
mbed_official 146:f64d43ff0c18 8806 #define MCM_ETBCC_REG(base) ((base)->ETBCC)
mbed_official 146:f64d43ff0c18 8807 #define MCM_ETBRL_REG(base) ((base)->ETBRL)
mbed_official 146:f64d43ff0c18 8808 #define MCM_ETBCNT_REG(base) ((base)->ETBCNT)
mbed_official 146:f64d43ff0c18 8809 #define MCM_PID_REG(base) ((base)->PID)
mbed_official 146:f64d43ff0c18 8810
mbed_official 146:f64d43ff0c18 8811 /*!
mbed_official 146:f64d43ff0c18 8812 * @}
mbed_official 146:f64d43ff0c18 8813 */ /* end of group MCM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8814
mbed_official 146:f64d43ff0c18 8815
mbed_official 146:f64d43ff0c18 8816 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8817 -- MCM Register Masks
mbed_official 146:f64d43ff0c18 8818 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8819
mbed_official 146:f64d43ff0c18 8820 /*!
mbed_official 146:f64d43ff0c18 8821 * @addtogroup MCM_Register_Masks MCM Register Masks
mbed_official 146:f64d43ff0c18 8822 * @{
mbed_official 146:f64d43ff0c18 8823 */
mbed_official 146:f64d43ff0c18 8824
mbed_official 146:f64d43ff0c18 8825 /* PLASC Bit Fields */
mbed_official 146:f64d43ff0c18 8826 #define MCM_PLASC_ASC_MASK 0xFFu
mbed_official 146:f64d43ff0c18 8827 #define MCM_PLASC_ASC_SHIFT 0
mbed_official 146:f64d43ff0c18 8828 #define MCM_PLASC_ASC(x) (((uint16_t)(((uint16_t)(x))<<MCM_PLASC_ASC_SHIFT))&MCM_PLASC_ASC_MASK)
mbed_official 146:f64d43ff0c18 8829 /* PLAMC Bit Fields */
mbed_official 146:f64d43ff0c18 8830 #define MCM_PLAMC_AMC_MASK 0xFFu
mbed_official 146:f64d43ff0c18 8831 #define MCM_PLAMC_AMC_SHIFT 0
mbed_official 146:f64d43ff0c18 8832 #define MCM_PLAMC_AMC(x) (((uint16_t)(((uint16_t)(x))<<MCM_PLAMC_AMC_SHIFT))&MCM_PLAMC_AMC_MASK)
mbed_official 324:406fd2029f23 8833 /* CR Bit Fields */
mbed_official 324:406fd2029f23 8834 #define MCM_CR_SRAMUAP_MASK 0x3000000u
mbed_official 324:406fd2029f23 8835 #define MCM_CR_SRAMUAP_SHIFT 24
mbed_official 324:406fd2029f23 8836 #define MCM_CR_SRAMUAP(x) (((uint32_t)(((uint32_t)(x))<<MCM_CR_SRAMUAP_SHIFT))&MCM_CR_SRAMUAP_MASK)
mbed_official 324:406fd2029f23 8837 #define MCM_CR_SRAMUWP_MASK 0x4000000u
mbed_official 324:406fd2029f23 8838 #define MCM_CR_SRAMUWP_SHIFT 26
mbed_official 324:406fd2029f23 8839 #define MCM_CR_SRAMLAP_MASK 0x30000000u
mbed_official 324:406fd2029f23 8840 #define MCM_CR_SRAMLAP_SHIFT 28
mbed_official 324:406fd2029f23 8841 #define MCM_CR_SRAMLAP(x) (((uint32_t)(((uint32_t)(x))<<MCM_CR_SRAMLAP_SHIFT))&MCM_CR_SRAMLAP_MASK)
mbed_official 324:406fd2029f23 8842 #define MCM_CR_SRAMLWP_MASK 0x40000000u
mbed_official 324:406fd2029f23 8843 #define MCM_CR_SRAMLWP_SHIFT 30
mbed_official 324:406fd2029f23 8844 /* ISCR Bit Fields */
mbed_official 324:406fd2029f23 8845 #define MCM_ISCR_IRQ_MASK 0x2u
mbed_official 324:406fd2029f23 8846 #define MCM_ISCR_IRQ_SHIFT 1
mbed_official 324:406fd2029f23 8847 #define MCM_ISCR_NMI_MASK 0x4u
mbed_official 324:406fd2029f23 8848 #define MCM_ISCR_NMI_SHIFT 2
mbed_official 324:406fd2029f23 8849 #define MCM_ISCR_DHREQ_MASK 0x8u
mbed_official 324:406fd2029f23 8850 #define MCM_ISCR_DHREQ_SHIFT 3
mbed_official 324:406fd2029f23 8851 #define MCM_ISCR_FIOC_MASK 0x100u
mbed_official 324:406fd2029f23 8852 #define MCM_ISCR_FIOC_SHIFT 8
mbed_official 324:406fd2029f23 8853 #define MCM_ISCR_FDZC_MASK 0x200u
mbed_official 324:406fd2029f23 8854 #define MCM_ISCR_FDZC_SHIFT 9
mbed_official 324:406fd2029f23 8855 #define MCM_ISCR_FOFC_MASK 0x400u
mbed_official 324:406fd2029f23 8856 #define MCM_ISCR_FOFC_SHIFT 10
mbed_official 324:406fd2029f23 8857 #define MCM_ISCR_FUFC_MASK 0x800u
mbed_official 324:406fd2029f23 8858 #define MCM_ISCR_FUFC_SHIFT 11
mbed_official 324:406fd2029f23 8859 #define MCM_ISCR_FIXC_MASK 0x1000u
mbed_official 324:406fd2029f23 8860 #define MCM_ISCR_FIXC_SHIFT 12
mbed_official 324:406fd2029f23 8861 #define MCM_ISCR_FIDC_MASK 0x8000u
mbed_official 324:406fd2029f23 8862 #define MCM_ISCR_FIDC_SHIFT 15
mbed_official 324:406fd2029f23 8863 #define MCM_ISCR_FIOCE_MASK 0x1000000u
mbed_official 324:406fd2029f23 8864 #define MCM_ISCR_FIOCE_SHIFT 24
mbed_official 324:406fd2029f23 8865 #define MCM_ISCR_FDZCE_MASK 0x2000000u
mbed_official 324:406fd2029f23 8866 #define MCM_ISCR_FDZCE_SHIFT 25
mbed_official 324:406fd2029f23 8867 #define MCM_ISCR_FOFCE_MASK 0x4000000u
mbed_official 324:406fd2029f23 8868 #define MCM_ISCR_FOFCE_SHIFT 26
mbed_official 324:406fd2029f23 8869 #define MCM_ISCR_FUFCE_MASK 0x8000000u
mbed_official 324:406fd2029f23 8870 #define MCM_ISCR_FUFCE_SHIFT 27
mbed_official 324:406fd2029f23 8871 #define MCM_ISCR_FIXCE_MASK 0x10000000u
mbed_official 324:406fd2029f23 8872 #define MCM_ISCR_FIXCE_SHIFT 28
mbed_official 324:406fd2029f23 8873 #define MCM_ISCR_FIDCE_MASK 0x80000000u
mbed_official 324:406fd2029f23 8874 #define MCM_ISCR_FIDCE_SHIFT 31
mbed_official 146:f64d43ff0c18 8875 /* ETBCC Bit Fields */
mbed_official 146:f64d43ff0c18 8876 #define MCM_ETBCC_CNTEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 8877 #define MCM_ETBCC_CNTEN_SHIFT 0
mbed_official 146:f64d43ff0c18 8878 #define MCM_ETBCC_RSPT_MASK 0x6u
mbed_official 146:f64d43ff0c18 8879 #define MCM_ETBCC_RSPT_SHIFT 1
mbed_official 146:f64d43ff0c18 8880 #define MCM_ETBCC_RSPT(x) (((uint32_t)(((uint32_t)(x))<<MCM_ETBCC_RSPT_SHIFT))&MCM_ETBCC_RSPT_MASK)
mbed_official 146:f64d43ff0c18 8881 #define MCM_ETBCC_RLRQ_MASK 0x8u
mbed_official 146:f64d43ff0c18 8882 #define MCM_ETBCC_RLRQ_SHIFT 3
mbed_official 146:f64d43ff0c18 8883 #define MCM_ETBCC_ETDIS_MASK 0x10u
mbed_official 146:f64d43ff0c18 8884 #define MCM_ETBCC_ETDIS_SHIFT 4
mbed_official 146:f64d43ff0c18 8885 #define MCM_ETBCC_ITDIS_MASK 0x20u
mbed_official 146:f64d43ff0c18 8886 #define MCM_ETBCC_ITDIS_SHIFT 5
mbed_official 146:f64d43ff0c18 8887 /* ETBRL Bit Fields */
mbed_official 146:f64d43ff0c18 8888 #define MCM_ETBRL_RELOAD_MASK 0x7FFu
mbed_official 146:f64d43ff0c18 8889 #define MCM_ETBRL_RELOAD_SHIFT 0
mbed_official 146:f64d43ff0c18 8890 #define MCM_ETBRL_RELOAD(x) (((uint32_t)(((uint32_t)(x))<<MCM_ETBRL_RELOAD_SHIFT))&MCM_ETBRL_RELOAD_MASK)
mbed_official 146:f64d43ff0c18 8891 /* ETBCNT Bit Fields */
mbed_official 146:f64d43ff0c18 8892 #define MCM_ETBCNT_COUNTER_MASK 0x7FFu
mbed_official 146:f64d43ff0c18 8893 #define MCM_ETBCNT_COUNTER_SHIFT 0
mbed_official 146:f64d43ff0c18 8894 #define MCM_ETBCNT_COUNTER(x) (((uint32_t)(((uint32_t)(x))<<MCM_ETBCNT_COUNTER_SHIFT))&MCM_ETBCNT_COUNTER_MASK)
mbed_official 146:f64d43ff0c18 8895 /* PID Bit Fields */
mbed_official 146:f64d43ff0c18 8896 #define MCM_PID_PID_MASK 0xFFu
mbed_official 146:f64d43ff0c18 8897 #define MCM_PID_PID_SHIFT 0
mbed_official 146:f64d43ff0c18 8898 #define MCM_PID_PID(x) (((uint32_t)(((uint32_t)(x))<<MCM_PID_PID_SHIFT))&MCM_PID_PID_MASK)
mbed_official 146:f64d43ff0c18 8899
mbed_official 146:f64d43ff0c18 8900 /*!
mbed_official 146:f64d43ff0c18 8901 * @}
mbed_official 146:f64d43ff0c18 8902 */ /* end of group MCM_Register_Masks */
mbed_official 146:f64d43ff0c18 8903
mbed_official 146:f64d43ff0c18 8904
mbed_official 146:f64d43ff0c18 8905 /* MCM - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 8906 /** Peripheral MCM base address */
mbed_official 146:f64d43ff0c18 8907 #define MCM_BASE (0xE0080000u)
mbed_official 146:f64d43ff0c18 8908 /** Peripheral MCM base pointer */
mbed_official 146:f64d43ff0c18 8909 #define MCM ((MCM_Type *)MCM_BASE)
mbed_official 146:f64d43ff0c18 8910 #define MCM_BASE_PTR (MCM)
mbed_official 324:406fd2029f23 8911 /** Array initializer of MCM peripheral base addresses */
mbed_official 324:406fd2029f23 8912 #define MCM_BASE_ADDRS { MCM_BASE }
mbed_official 146:f64d43ff0c18 8913 /** Array initializer of MCM peripheral base pointers */
mbed_official 324:406fd2029f23 8914 #define MCM_BASE_PTRS { MCM }
mbed_official 146:f64d43ff0c18 8915
mbed_official 146:f64d43ff0c18 8916 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8917 -- MCM - Register accessor macros
mbed_official 146:f64d43ff0c18 8918 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8919
mbed_official 146:f64d43ff0c18 8920 /*!
mbed_official 146:f64d43ff0c18 8921 * @addtogroup MCM_Register_Accessor_Macros MCM - Register accessor macros
mbed_official 146:f64d43ff0c18 8922 * @{
mbed_official 146:f64d43ff0c18 8923 */
mbed_official 146:f64d43ff0c18 8924
mbed_official 146:f64d43ff0c18 8925
mbed_official 146:f64d43ff0c18 8926 /* MCM - Register instance definitions */
mbed_official 146:f64d43ff0c18 8927 /* MCM */
mbed_official 146:f64d43ff0c18 8928 #define MCM_PLASC MCM_PLASC_REG(MCM)
mbed_official 146:f64d43ff0c18 8929 #define MCM_PLAMC MCM_PLAMC_REG(MCM)
mbed_official 324:406fd2029f23 8930 #define MCM_CR MCM_CR_REG(MCM)
mbed_official 324:406fd2029f23 8931 #define MCM_ISCR MCM_ISCR_REG(MCM)
mbed_official 146:f64d43ff0c18 8932 #define MCM_ETBCC MCM_ETBCC_REG(MCM)
mbed_official 146:f64d43ff0c18 8933 #define MCM_ETBRL MCM_ETBRL_REG(MCM)
mbed_official 146:f64d43ff0c18 8934 #define MCM_ETBCNT MCM_ETBCNT_REG(MCM)
mbed_official 146:f64d43ff0c18 8935 #define MCM_PID MCM_PID_REG(MCM)
mbed_official 146:f64d43ff0c18 8936
mbed_official 146:f64d43ff0c18 8937 /*!
mbed_official 146:f64d43ff0c18 8938 * @}
mbed_official 146:f64d43ff0c18 8939 */ /* end of group MCM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8940
mbed_official 146:f64d43ff0c18 8941
mbed_official 146:f64d43ff0c18 8942 /*!
mbed_official 146:f64d43ff0c18 8943 * @}
mbed_official 146:f64d43ff0c18 8944 */ /* end of group MCM_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 8945
mbed_official 146:f64d43ff0c18 8946
mbed_official 146:f64d43ff0c18 8947 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8948 -- MPU Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8949 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8950
mbed_official 146:f64d43ff0c18 8951 /*!
mbed_official 146:f64d43ff0c18 8952 * @addtogroup MPU_Peripheral_Access_Layer MPU Peripheral Access Layer
mbed_official 146:f64d43ff0c18 8953 * @{
mbed_official 146:f64d43ff0c18 8954 */
mbed_official 146:f64d43ff0c18 8955
mbed_official 146:f64d43ff0c18 8956 /** MPU - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 8957 typedef struct {
mbed_official 146:f64d43ff0c18 8958 __IO uint32_t CESR; /**< Control/Error Status Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 8959 uint8_t RESERVED_0[12];
mbed_official 146:f64d43ff0c18 8960 struct { /* offset: 0x10, array step: 0x8 */
mbed_official 146:f64d43ff0c18 8961 __I uint32_t EAR; /**< Error Address Register, slave port n, array offset: 0x10, array step: 0x8 */
mbed_official 146:f64d43ff0c18 8962 __I uint32_t EDR; /**< Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 */
mbed_official 146:f64d43ff0c18 8963 } SP[5];
mbed_official 146:f64d43ff0c18 8964 uint8_t RESERVED_1[968];
mbed_official 146:f64d43ff0c18 8965 __IO uint32_t WORD[12][4]; /**< Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset: 0x400, array step: index*0x10, index2*0x4 */
mbed_official 146:f64d43ff0c18 8966 uint8_t RESERVED_2[832];
mbed_official 146:f64d43ff0c18 8967 __IO uint32_t RGDAAC[12]; /**< Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 */
mbed_official 146:f64d43ff0c18 8968 } MPU_Type, *MPU_MemMapPtr;
mbed_official 146:f64d43ff0c18 8969
mbed_official 146:f64d43ff0c18 8970 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8971 -- MPU - Register accessor macros
mbed_official 146:f64d43ff0c18 8972 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8973
mbed_official 146:f64d43ff0c18 8974 /*!
mbed_official 146:f64d43ff0c18 8975 * @addtogroup MPU_Register_Accessor_Macros MPU - Register accessor macros
mbed_official 146:f64d43ff0c18 8976 * @{
mbed_official 146:f64d43ff0c18 8977 */
mbed_official 146:f64d43ff0c18 8978
mbed_official 146:f64d43ff0c18 8979
mbed_official 146:f64d43ff0c18 8980 /* MPU - Register accessors */
mbed_official 146:f64d43ff0c18 8981 #define MPU_CESR_REG(base) ((base)->CESR)
mbed_official 146:f64d43ff0c18 8982 #define MPU_EAR_REG(base,index) ((base)->SP[index].EAR)
mbed_official 146:f64d43ff0c18 8983 #define MPU_EDR_REG(base,index) ((base)->SP[index].EDR)
mbed_official 146:f64d43ff0c18 8984 #define MPU_WORD_REG(base,index,index2) ((base)->WORD[index][index2])
mbed_official 146:f64d43ff0c18 8985 #define MPU_RGDAAC_REG(base,index) ((base)->RGDAAC[index])
mbed_official 146:f64d43ff0c18 8986
mbed_official 146:f64d43ff0c18 8987 /*!
mbed_official 146:f64d43ff0c18 8988 * @}
mbed_official 146:f64d43ff0c18 8989 */ /* end of group MPU_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 8990
mbed_official 146:f64d43ff0c18 8991
mbed_official 146:f64d43ff0c18 8992 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 8993 -- MPU Register Masks
mbed_official 146:f64d43ff0c18 8994 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 8995
mbed_official 146:f64d43ff0c18 8996 /*!
mbed_official 146:f64d43ff0c18 8997 * @addtogroup MPU_Register_Masks MPU Register Masks
mbed_official 146:f64d43ff0c18 8998 * @{
mbed_official 146:f64d43ff0c18 8999 */
mbed_official 146:f64d43ff0c18 9000
mbed_official 146:f64d43ff0c18 9001 /* CESR Bit Fields */
mbed_official 146:f64d43ff0c18 9002 #define MPU_CESR_VLD_MASK 0x1u
mbed_official 146:f64d43ff0c18 9003 #define MPU_CESR_VLD_SHIFT 0
mbed_official 146:f64d43ff0c18 9004 #define MPU_CESR_NRGD_MASK 0xF00u
mbed_official 146:f64d43ff0c18 9005 #define MPU_CESR_NRGD_SHIFT 8
mbed_official 146:f64d43ff0c18 9006 #define MPU_CESR_NRGD(x) (((uint32_t)(((uint32_t)(x))<<MPU_CESR_NRGD_SHIFT))&MPU_CESR_NRGD_MASK)
mbed_official 146:f64d43ff0c18 9007 #define MPU_CESR_NSP_MASK 0xF000u
mbed_official 146:f64d43ff0c18 9008 #define MPU_CESR_NSP_SHIFT 12
mbed_official 146:f64d43ff0c18 9009 #define MPU_CESR_NSP(x) (((uint32_t)(((uint32_t)(x))<<MPU_CESR_NSP_SHIFT))&MPU_CESR_NSP_MASK)
mbed_official 146:f64d43ff0c18 9010 #define MPU_CESR_HRL_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 9011 #define MPU_CESR_HRL_SHIFT 16
mbed_official 146:f64d43ff0c18 9012 #define MPU_CESR_HRL(x) (((uint32_t)(((uint32_t)(x))<<MPU_CESR_HRL_SHIFT))&MPU_CESR_HRL_MASK)
mbed_official 146:f64d43ff0c18 9013 #define MPU_CESR_SPERR_MASK 0xF8000000u
mbed_official 146:f64d43ff0c18 9014 #define MPU_CESR_SPERR_SHIFT 27
mbed_official 146:f64d43ff0c18 9015 #define MPU_CESR_SPERR(x) (((uint32_t)(((uint32_t)(x))<<MPU_CESR_SPERR_SHIFT))&MPU_CESR_SPERR_MASK)
mbed_official 146:f64d43ff0c18 9016 /* EAR Bit Fields */
mbed_official 146:f64d43ff0c18 9017 #define MPU_EAR_EADDR_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 9018 #define MPU_EAR_EADDR_SHIFT 0
mbed_official 146:f64d43ff0c18 9019 #define MPU_EAR_EADDR(x) (((uint32_t)(((uint32_t)(x))<<MPU_EAR_EADDR_SHIFT))&MPU_EAR_EADDR_MASK)
mbed_official 146:f64d43ff0c18 9020 /* EDR Bit Fields */
mbed_official 146:f64d43ff0c18 9021 #define MPU_EDR_ERW_MASK 0x1u
mbed_official 146:f64d43ff0c18 9022 #define MPU_EDR_ERW_SHIFT 0
mbed_official 146:f64d43ff0c18 9023 #define MPU_EDR_EATTR_MASK 0xEu
mbed_official 146:f64d43ff0c18 9024 #define MPU_EDR_EATTR_SHIFT 1
mbed_official 146:f64d43ff0c18 9025 #define MPU_EDR_EATTR(x) (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EATTR_SHIFT))&MPU_EDR_EATTR_MASK)
mbed_official 146:f64d43ff0c18 9026 #define MPU_EDR_EMN_MASK 0xF0u
mbed_official 146:f64d43ff0c18 9027 #define MPU_EDR_EMN_SHIFT 4
mbed_official 146:f64d43ff0c18 9028 #define MPU_EDR_EMN(x) (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EMN_SHIFT))&MPU_EDR_EMN_MASK)
mbed_official 146:f64d43ff0c18 9029 #define MPU_EDR_EPID_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 9030 #define MPU_EDR_EPID_SHIFT 8
mbed_official 146:f64d43ff0c18 9031 #define MPU_EDR_EPID(x) (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EPID_SHIFT))&MPU_EDR_EPID_MASK)
mbed_official 146:f64d43ff0c18 9032 #define MPU_EDR_EACD_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 9033 #define MPU_EDR_EACD_SHIFT 16
mbed_official 146:f64d43ff0c18 9034 #define MPU_EDR_EACD(x) (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EACD_SHIFT))&MPU_EDR_EACD_MASK)
mbed_official 146:f64d43ff0c18 9035 /* WORD Bit Fields */
mbed_official 146:f64d43ff0c18 9036 #define MPU_WORD_VLD_MASK 0x1u
mbed_official 146:f64d43ff0c18 9037 #define MPU_WORD_VLD_SHIFT 0
mbed_official 146:f64d43ff0c18 9038 #define MPU_WORD_M0UM_MASK 0x7u
mbed_official 146:f64d43ff0c18 9039 #define MPU_WORD_M0UM_SHIFT 0
mbed_official 146:f64d43ff0c18 9040 #define MPU_WORD_M0UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M0UM_SHIFT))&MPU_WORD_M0UM_MASK)
mbed_official 146:f64d43ff0c18 9041 #define MPU_WORD_M0SM_MASK 0x18u
mbed_official 146:f64d43ff0c18 9042 #define MPU_WORD_M0SM_SHIFT 3
mbed_official 146:f64d43ff0c18 9043 #define MPU_WORD_M0SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M0SM_SHIFT))&MPU_WORD_M0SM_MASK)
mbed_official 146:f64d43ff0c18 9044 #define MPU_WORD_M0PE_MASK 0x20u
mbed_official 146:f64d43ff0c18 9045 #define MPU_WORD_M0PE_SHIFT 5
mbed_official 146:f64d43ff0c18 9046 #define MPU_WORD_ENDADDR_MASK 0xFFFFFFE0u
mbed_official 146:f64d43ff0c18 9047 #define MPU_WORD_ENDADDR_SHIFT 5
mbed_official 146:f64d43ff0c18 9048 #define MPU_WORD_ENDADDR(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_ENDADDR_SHIFT))&MPU_WORD_ENDADDR_MASK)
mbed_official 146:f64d43ff0c18 9049 #define MPU_WORD_SRTADDR_MASK 0xFFFFFFE0u
mbed_official 146:f64d43ff0c18 9050 #define MPU_WORD_SRTADDR_SHIFT 5
mbed_official 146:f64d43ff0c18 9051 #define MPU_WORD_SRTADDR(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_SRTADDR_SHIFT))&MPU_WORD_SRTADDR_MASK)
mbed_official 146:f64d43ff0c18 9052 #define MPU_WORD_M1UM_MASK 0x1C0u
mbed_official 146:f64d43ff0c18 9053 #define MPU_WORD_M1UM_SHIFT 6
mbed_official 146:f64d43ff0c18 9054 #define MPU_WORD_M1UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M1UM_SHIFT))&MPU_WORD_M1UM_MASK)
mbed_official 146:f64d43ff0c18 9055 #define MPU_WORD_M1SM_MASK 0x600u
mbed_official 146:f64d43ff0c18 9056 #define MPU_WORD_M1SM_SHIFT 9
mbed_official 146:f64d43ff0c18 9057 #define MPU_WORD_M1SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M1SM_SHIFT))&MPU_WORD_M1SM_MASK)
mbed_official 146:f64d43ff0c18 9058 #define MPU_WORD_M1PE_MASK 0x800u
mbed_official 146:f64d43ff0c18 9059 #define MPU_WORD_M1PE_SHIFT 11
mbed_official 146:f64d43ff0c18 9060 #define MPU_WORD_M2UM_MASK 0x7000u
mbed_official 146:f64d43ff0c18 9061 #define MPU_WORD_M2UM_SHIFT 12
mbed_official 146:f64d43ff0c18 9062 #define MPU_WORD_M2UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M2UM_SHIFT))&MPU_WORD_M2UM_MASK)
mbed_official 146:f64d43ff0c18 9063 #define MPU_WORD_M2SM_MASK 0x18000u
mbed_official 146:f64d43ff0c18 9064 #define MPU_WORD_M2SM_SHIFT 15
mbed_official 146:f64d43ff0c18 9065 #define MPU_WORD_M2SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M2SM_SHIFT))&MPU_WORD_M2SM_MASK)
mbed_official 146:f64d43ff0c18 9066 #define MPU_WORD_PIDMASK_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 9067 #define MPU_WORD_PIDMASK_SHIFT 16
mbed_official 146:f64d43ff0c18 9068 #define MPU_WORD_PIDMASK(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_PIDMASK_SHIFT))&MPU_WORD_PIDMASK_MASK)
mbed_official 146:f64d43ff0c18 9069 #define MPU_WORD_M2PE_MASK 0x20000u
mbed_official 146:f64d43ff0c18 9070 #define MPU_WORD_M2PE_SHIFT 17
mbed_official 146:f64d43ff0c18 9071 #define MPU_WORD_M3UM_MASK 0x1C0000u
mbed_official 146:f64d43ff0c18 9072 #define MPU_WORD_M3UM_SHIFT 18
mbed_official 146:f64d43ff0c18 9073 #define MPU_WORD_M3UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M3UM_SHIFT))&MPU_WORD_M3UM_MASK)
mbed_official 146:f64d43ff0c18 9074 #define MPU_WORD_M3SM_MASK 0x600000u
mbed_official 146:f64d43ff0c18 9075 #define MPU_WORD_M3SM_SHIFT 21
mbed_official 146:f64d43ff0c18 9076 #define MPU_WORD_M3SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_M3SM_SHIFT))&MPU_WORD_M3SM_MASK)
mbed_official 146:f64d43ff0c18 9077 #define MPU_WORD_M3PE_MASK 0x800000u
mbed_official 146:f64d43ff0c18 9078 #define MPU_WORD_M3PE_SHIFT 23
mbed_official 146:f64d43ff0c18 9079 #define MPU_WORD_PID_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 9080 #define MPU_WORD_PID_SHIFT 24
mbed_official 146:f64d43ff0c18 9081 #define MPU_WORD_PID(x) (((uint32_t)(((uint32_t)(x))<<MPU_WORD_PID_SHIFT))&MPU_WORD_PID_MASK)
mbed_official 146:f64d43ff0c18 9082 #define MPU_WORD_M4WE_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 9083 #define MPU_WORD_M4WE_SHIFT 24
mbed_official 146:f64d43ff0c18 9084 #define MPU_WORD_M4RE_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 9085 #define MPU_WORD_M4RE_SHIFT 25
mbed_official 146:f64d43ff0c18 9086 #define MPU_WORD_M5WE_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 9087 #define MPU_WORD_M5WE_SHIFT 26
mbed_official 146:f64d43ff0c18 9088 #define MPU_WORD_M5RE_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 9089 #define MPU_WORD_M5RE_SHIFT 27
mbed_official 146:f64d43ff0c18 9090 #define MPU_WORD_M6WE_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 9091 #define MPU_WORD_M6WE_SHIFT 28
mbed_official 146:f64d43ff0c18 9092 #define MPU_WORD_M6RE_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 9093 #define MPU_WORD_M6RE_SHIFT 29
mbed_official 146:f64d43ff0c18 9094 #define MPU_WORD_M7WE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 9095 #define MPU_WORD_M7WE_SHIFT 30
mbed_official 146:f64d43ff0c18 9096 #define MPU_WORD_M7RE_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 9097 #define MPU_WORD_M7RE_SHIFT 31
mbed_official 146:f64d43ff0c18 9098 /* RGDAAC Bit Fields */
mbed_official 146:f64d43ff0c18 9099 #define MPU_RGDAAC_M0UM_MASK 0x7u
mbed_official 146:f64d43ff0c18 9100 #define MPU_RGDAAC_M0UM_SHIFT 0
mbed_official 146:f64d43ff0c18 9101 #define MPU_RGDAAC_M0UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0UM_SHIFT))&MPU_RGDAAC_M0UM_MASK)
mbed_official 146:f64d43ff0c18 9102 #define MPU_RGDAAC_M0SM_MASK 0x18u
mbed_official 146:f64d43ff0c18 9103 #define MPU_RGDAAC_M0SM_SHIFT 3
mbed_official 146:f64d43ff0c18 9104 #define MPU_RGDAAC_M0SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0SM_SHIFT))&MPU_RGDAAC_M0SM_MASK)
mbed_official 146:f64d43ff0c18 9105 #define MPU_RGDAAC_M0PE_MASK 0x20u
mbed_official 146:f64d43ff0c18 9106 #define MPU_RGDAAC_M0PE_SHIFT 5
mbed_official 146:f64d43ff0c18 9107 #define MPU_RGDAAC_M1UM_MASK 0x1C0u
mbed_official 146:f64d43ff0c18 9108 #define MPU_RGDAAC_M1UM_SHIFT 6
mbed_official 146:f64d43ff0c18 9109 #define MPU_RGDAAC_M1UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1UM_SHIFT))&MPU_RGDAAC_M1UM_MASK)
mbed_official 146:f64d43ff0c18 9110 #define MPU_RGDAAC_M1SM_MASK 0x600u
mbed_official 146:f64d43ff0c18 9111 #define MPU_RGDAAC_M1SM_SHIFT 9
mbed_official 146:f64d43ff0c18 9112 #define MPU_RGDAAC_M1SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1SM_SHIFT))&MPU_RGDAAC_M1SM_MASK)
mbed_official 146:f64d43ff0c18 9113 #define MPU_RGDAAC_M1PE_MASK 0x800u
mbed_official 146:f64d43ff0c18 9114 #define MPU_RGDAAC_M1PE_SHIFT 11
mbed_official 146:f64d43ff0c18 9115 #define MPU_RGDAAC_M2UM_MASK 0x7000u
mbed_official 146:f64d43ff0c18 9116 #define MPU_RGDAAC_M2UM_SHIFT 12
mbed_official 146:f64d43ff0c18 9117 #define MPU_RGDAAC_M2UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2UM_SHIFT))&MPU_RGDAAC_M2UM_MASK)
mbed_official 146:f64d43ff0c18 9118 #define MPU_RGDAAC_M2SM_MASK 0x18000u
mbed_official 146:f64d43ff0c18 9119 #define MPU_RGDAAC_M2SM_SHIFT 15
mbed_official 146:f64d43ff0c18 9120 #define MPU_RGDAAC_M2SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2SM_SHIFT))&MPU_RGDAAC_M2SM_MASK)
mbed_official 146:f64d43ff0c18 9121 #define MPU_RGDAAC_M2PE_MASK 0x20000u
mbed_official 146:f64d43ff0c18 9122 #define MPU_RGDAAC_M2PE_SHIFT 17
mbed_official 146:f64d43ff0c18 9123 #define MPU_RGDAAC_M3UM_MASK 0x1C0000u
mbed_official 146:f64d43ff0c18 9124 #define MPU_RGDAAC_M3UM_SHIFT 18
mbed_official 146:f64d43ff0c18 9125 #define MPU_RGDAAC_M3UM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3UM_SHIFT))&MPU_RGDAAC_M3UM_MASK)
mbed_official 146:f64d43ff0c18 9126 #define MPU_RGDAAC_M3SM_MASK 0x600000u
mbed_official 146:f64d43ff0c18 9127 #define MPU_RGDAAC_M3SM_SHIFT 21
mbed_official 146:f64d43ff0c18 9128 #define MPU_RGDAAC_M3SM(x) (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3SM_SHIFT))&MPU_RGDAAC_M3SM_MASK)
mbed_official 146:f64d43ff0c18 9129 #define MPU_RGDAAC_M3PE_MASK 0x800000u
mbed_official 146:f64d43ff0c18 9130 #define MPU_RGDAAC_M3PE_SHIFT 23
mbed_official 146:f64d43ff0c18 9131 #define MPU_RGDAAC_M4WE_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 9132 #define MPU_RGDAAC_M4WE_SHIFT 24
mbed_official 146:f64d43ff0c18 9133 #define MPU_RGDAAC_M4RE_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 9134 #define MPU_RGDAAC_M4RE_SHIFT 25
mbed_official 146:f64d43ff0c18 9135 #define MPU_RGDAAC_M5WE_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 9136 #define MPU_RGDAAC_M5WE_SHIFT 26
mbed_official 146:f64d43ff0c18 9137 #define MPU_RGDAAC_M5RE_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 9138 #define MPU_RGDAAC_M5RE_SHIFT 27
mbed_official 146:f64d43ff0c18 9139 #define MPU_RGDAAC_M6WE_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 9140 #define MPU_RGDAAC_M6WE_SHIFT 28
mbed_official 146:f64d43ff0c18 9141 #define MPU_RGDAAC_M6RE_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 9142 #define MPU_RGDAAC_M6RE_SHIFT 29
mbed_official 146:f64d43ff0c18 9143 #define MPU_RGDAAC_M7WE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 9144 #define MPU_RGDAAC_M7WE_SHIFT 30
mbed_official 146:f64d43ff0c18 9145 #define MPU_RGDAAC_M7RE_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 9146 #define MPU_RGDAAC_M7RE_SHIFT 31
mbed_official 146:f64d43ff0c18 9147
mbed_official 146:f64d43ff0c18 9148 /*!
mbed_official 146:f64d43ff0c18 9149 * @}
mbed_official 146:f64d43ff0c18 9150 */ /* end of group MPU_Register_Masks */
mbed_official 146:f64d43ff0c18 9151
mbed_official 146:f64d43ff0c18 9152
mbed_official 146:f64d43ff0c18 9153 /* MPU - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 9154 /** Peripheral MPU base address */
mbed_official 146:f64d43ff0c18 9155 #define MPU_BASE (0x4000D000u)
mbed_official 146:f64d43ff0c18 9156 /** Peripheral MPU base pointer */
mbed_official 146:f64d43ff0c18 9157 #define MPU ((MPU_Type *)MPU_BASE)
mbed_official 146:f64d43ff0c18 9158 #define MPU_BASE_PTR (MPU)
mbed_official 324:406fd2029f23 9159 /** Array initializer of MPU peripheral base addresses */
mbed_official 324:406fd2029f23 9160 #define MPU_BASE_ADDRS { MPU_BASE }
mbed_official 146:f64d43ff0c18 9161 /** Array initializer of MPU peripheral base pointers */
mbed_official 324:406fd2029f23 9162 #define MPU_BASE_PTRS { MPU }
mbed_official 146:f64d43ff0c18 9163
mbed_official 146:f64d43ff0c18 9164 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9165 -- MPU - Register accessor macros
mbed_official 146:f64d43ff0c18 9166 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9167
mbed_official 146:f64d43ff0c18 9168 /*!
mbed_official 146:f64d43ff0c18 9169 * @addtogroup MPU_Register_Accessor_Macros MPU - Register accessor macros
mbed_official 146:f64d43ff0c18 9170 * @{
mbed_official 146:f64d43ff0c18 9171 */
mbed_official 146:f64d43ff0c18 9172
mbed_official 146:f64d43ff0c18 9173
mbed_official 146:f64d43ff0c18 9174 /* MPU - Register instance definitions */
mbed_official 146:f64d43ff0c18 9175 /* MPU */
mbed_official 146:f64d43ff0c18 9176 #define MPU_CESR MPU_CESR_REG(MPU)
mbed_official 146:f64d43ff0c18 9177 #define MPU_EAR0 MPU_EAR_REG(MPU,0)
mbed_official 146:f64d43ff0c18 9178 #define MPU_EDR0 MPU_EDR_REG(MPU,0)
mbed_official 146:f64d43ff0c18 9179 #define MPU_EAR1 MPU_EAR_REG(MPU,1)
mbed_official 146:f64d43ff0c18 9180 #define MPU_EDR1 MPU_EDR_REG(MPU,1)
mbed_official 146:f64d43ff0c18 9181 #define MPU_EAR2 MPU_EAR_REG(MPU,2)
mbed_official 146:f64d43ff0c18 9182 #define MPU_EDR2 MPU_EDR_REG(MPU,2)
mbed_official 146:f64d43ff0c18 9183 #define MPU_EAR3 MPU_EAR_REG(MPU,3)
mbed_official 146:f64d43ff0c18 9184 #define MPU_EDR3 MPU_EDR_REG(MPU,3)
mbed_official 146:f64d43ff0c18 9185 #define MPU_EAR4 MPU_EAR_REG(MPU,4)
mbed_official 146:f64d43ff0c18 9186 #define MPU_EDR4 MPU_EDR_REG(MPU,4)
mbed_official 146:f64d43ff0c18 9187 #define MPU_RGD0_WORD0 MPU_WORD_REG(MPU,0,0)
mbed_official 146:f64d43ff0c18 9188 #define MPU_RGD0_WORD1 MPU_WORD_REG(MPU,0,1)
mbed_official 146:f64d43ff0c18 9189 #define MPU_RGD0_WORD2 MPU_WORD_REG(MPU,0,2)
mbed_official 146:f64d43ff0c18 9190 #define MPU_RGD0_WORD3 MPU_WORD_REG(MPU,0,3)
mbed_official 146:f64d43ff0c18 9191 #define MPU_RGD1_WORD0 MPU_WORD_REG(MPU,1,0)
mbed_official 146:f64d43ff0c18 9192 #define MPU_RGD1_WORD1 MPU_WORD_REG(MPU,1,1)
mbed_official 146:f64d43ff0c18 9193 #define MPU_RGD1_WORD2 MPU_WORD_REG(MPU,1,2)
mbed_official 146:f64d43ff0c18 9194 #define MPU_RGD1_WORD3 MPU_WORD_REG(MPU,1,3)
mbed_official 146:f64d43ff0c18 9195 #define MPU_RGD2_WORD0 MPU_WORD_REG(MPU,2,0)
mbed_official 146:f64d43ff0c18 9196 #define MPU_RGD2_WORD1 MPU_WORD_REG(MPU,2,1)
mbed_official 146:f64d43ff0c18 9197 #define MPU_RGD2_WORD2 MPU_WORD_REG(MPU,2,2)
mbed_official 146:f64d43ff0c18 9198 #define MPU_RGD2_WORD3 MPU_WORD_REG(MPU,2,3)
mbed_official 146:f64d43ff0c18 9199 #define MPU_RGD3_WORD0 MPU_WORD_REG(MPU,3,0)
mbed_official 146:f64d43ff0c18 9200 #define MPU_RGD3_WORD1 MPU_WORD_REG(MPU,3,1)
mbed_official 146:f64d43ff0c18 9201 #define MPU_RGD3_WORD2 MPU_WORD_REG(MPU,3,2)
mbed_official 146:f64d43ff0c18 9202 #define MPU_RGD3_WORD3 MPU_WORD_REG(MPU,3,3)
mbed_official 146:f64d43ff0c18 9203 #define MPU_RGD4_WORD0 MPU_WORD_REG(MPU,4,0)
mbed_official 146:f64d43ff0c18 9204 #define MPU_RGD4_WORD1 MPU_WORD_REG(MPU,4,1)
mbed_official 146:f64d43ff0c18 9205 #define MPU_RGD4_WORD2 MPU_WORD_REG(MPU,4,2)
mbed_official 146:f64d43ff0c18 9206 #define MPU_RGD4_WORD3 MPU_WORD_REG(MPU,4,3)
mbed_official 146:f64d43ff0c18 9207 #define MPU_RGD5_WORD0 MPU_WORD_REG(MPU,5,0)
mbed_official 146:f64d43ff0c18 9208 #define MPU_RGD5_WORD1 MPU_WORD_REG(MPU,5,1)
mbed_official 146:f64d43ff0c18 9209 #define MPU_RGD5_WORD2 MPU_WORD_REG(MPU,5,2)
mbed_official 146:f64d43ff0c18 9210 #define MPU_RGD5_WORD3 MPU_WORD_REG(MPU,5,3)
mbed_official 146:f64d43ff0c18 9211 #define MPU_RGD6_WORD0 MPU_WORD_REG(MPU,6,0)
mbed_official 146:f64d43ff0c18 9212 #define MPU_RGD6_WORD1 MPU_WORD_REG(MPU,6,1)
mbed_official 146:f64d43ff0c18 9213 #define MPU_RGD6_WORD2 MPU_WORD_REG(MPU,6,2)
mbed_official 146:f64d43ff0c18 9214 #define MPU_RGD6_WORD3 MPU_WORD_REG(MPU,6,3)
mbed_official 146:f64d43ff0c18 9215 #define MPU_RGD7_WORD0 MPU_WORD_REG(MPU,7,0)
mbed_official 146:f64d43ff0c18 9216 #define MPU_RGD7_WORD1 MPU_WORD_REG(MPU,7,1)
mbed_official 146:f64d43ff0c18 9217 #define MPU_RGD7_WORD2 MPU_WORD_REG(MPU,7,2)
mbed_official 146:f64d43ff0c18 9218 #define MPU_RGD7_WORD3 MPU_WORD_REG(MPU,7,3)
mbed_official 146:f64d43ff0c18 9219 #define MPU_RGD8_WORD0 MPU_WORD_REG(MPU,8,0)
mbed_official 146:f64d43ff0c18 9220 #define MPU_RGD8_WORD1 MPU_WORD_REG(MPU,8,1)
mbed_official 146:f64d43ff0c18 9221 #define MPU_RGD8_WORD2 MPU_WORD_REG(MPU,8,2)
mbed_official 146:f64d43ff0c18 9222 #define MPU_RGD8_WORD3 MPU_WORD_REG(MPU,8,3)
mbed_official 146:f64d43ff0c18 9223 #define MPU_RGD9_WORD0 MPU_WORD_REG(MPU,9,0)
mbed_official 146:f64d43ff0c18 9224 #define MPU_RGD9_WORD1 MPU_WORD_REG(MPU,9,1)
mbed_official 146:f64d43ff0c18 9225 #define MPU_RGD9_WORD2 MPU_WORD_REG(MPU,9,2)
mbed_official 146:f64d43ff0c18 9226 #define MPU_RGD9_WORD3 MPU_WORD_REG(MPU,9,3)
mbed_official 146:f64d43ff0c18 9227 #define MPU_RGD10_WORD0 MPU_WORD_REG(MPU,10,0)
mbed_official 146:f64d43ff0c18 9228 #define MPU_RGD10_WORD1 MPU_WORD_REG(MPU,10,1)
mbed_official 146:f64d43ff0c18 9229 #define MPU_RGD10_WORD2 MPU_WORD_REG(MPU,10,2)
mbed_official 146:f64d43ff0c18 9230 #define MPU_RGD10_WORD3 MPU_WORD_REG(MPU,10,3)
mbed_official 146:f64d43ff0c18 9231 #define MPU_RGD11_WORD0 MPU_WORD_REG(MPU,11,0)
mbed_official 146:f64d43ff0c18 9232 #define MPU_RGD11_WORD1 MPU_WORD_REG(MPU,11,1)
mbed_official 146:f64d43ff0c18 9233 #define MPU_RGD11_WORD2 MPU_WORD_REG(MPU,11,2)
mbed_official 146:f64d43ff0c18 9234 #define MPU_RGD11_WORD3 MPU_WORD_REG(MPU,11,3)
mbed_official 146:f64d43ff0c18 9235 #define MPU_RGDAAC0 MPU_RGDAAC_REG(MPU,0)
mbed_official 146:f64d43ff0c18 9236 #define MPU_RGDAAC1 MPU_RGDAAC_REG(MPU,1)
mbed_official 146:f64d43ff0c18 9237 #define MPU_RGDAAC2 MPU_RGDAAC_REG(MPU,2)
mbed_official 146:f64d43ff0c18 9238 #define MPU_RGDAAC3 MPU_RGDAAC_REG(MPU,3)
mbed_official 146:f64d43ff0c18 9239 #define MPU_RGDAAC4 MPU_RGDAAC_REG(MPU,4)
mbed_official 146:f64d43ff0c18 9240 #define MPU_RGDAAC5 MPU_RGDAAC_REG(MPU,5)
mbed_official 146:f64d43ff0c18 9241 #define MPU_RGDAAC6 MPU_RGDAAC_REG(MPU,6)
mbed_official 146:f64d43ff0c18 9242 #define MPU_RGDAAC7 MPU_RGDAAC_REG(MPU,7)
mbed_official 146:f64d43ff0c18 9243 #define MPU_RGDAAC8 MPU_RGDAAC_REG(MPU,8)
mbed_official 146:f64d43ff0c18 9244 #define MPU_RGDAAC9 MPU_RGDAAC_REG(MPU,9)
mbed_official 146:f64d43ff0c18 9245 #define MPU_RGDAAC10 MPU_RGDAAC_REG(MPU,10)
mbed_official 146:f64d43ff0c18 9246 #define MPU_RGDAAC11 MPU_RGDAAC_REG(MPU,11)
mbed_official 146:f64d43ff0c18 9247
mbed_official 146:f64d43ff0c18 9248 /* MPU - Register array accessors */
mbed_official 146:f64d43ff0c18 9249 #define MPU_EAR(index) MPU_EAR_REG(MPU,index)
mbed_official 146:f64d43ff0c18 9250 #define MPU_EDR(index) MPU_EDR_REG(MPU,index)
mbed_official 146:f64d43ff0c18 9251 #define MPU_WORD(index,index2) MPU_WORD_REG(MPU,index,index2)
mbed_official 146:f64d43ff0c18 9252 #define MPU_RGDAAC(index) MPU_RGDAAC_REG(MPU,index)
mbed_official 146:f64d43ff0c18 9253
mbed_official 146:f64d43ff0c18 9254 /*!
mbed_official 146:f64d43ff0c18 9255 * @}
mbed_official 146:f64d43ff0c18 9256 */ /* end of group MPU_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9257
mbed_official 146:f64d43ff0c18 9258
mbed_official 146:f64d43ff0c18 9259 /*!
mbed_official 146:f64d43ff0c18 9260 * @}
mbed_official 146:f64d43ff0c18 9261 */ /* end of group MPU_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 9262
mbed_official 146:f64d43ff0c18 9263
mbed_official 146:f64d43ff0c18 9264 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9265 -- NV Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9266 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9267
mbed_official 146:f64d43ff0c18 9268 /*!
mbed_official 146:f64d43ff0c18 9269 * @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9270 * @{
mbed_official 146:f64d43ff0c18 9271 */
mbed_official 146:f64d43ff0c18 9272
mbed_official 146:f64d43ff0c18 9273 /** NV - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 9274 typedef struct {
mbed_official 146:f64d43ff0c18 9275 __I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
mbed_official 146:f64d43ff0c18 9276 __I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
mbed_official 146:f64d43ff0c18 9277 __I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
mbed_official 146:f64d43ff0c18 9278 __I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
mbed_official 146:f64d43ff0c18 9279 __I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
mbed_official 146:f64d43ff0c18 9280 __I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
mbed_official 146:f64d43ff0c18 9281 __I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
mbed_official 146:f64d43ff0c18 9282 __I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
mbed_official 146:f64d43ff0c18 9283 __I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 9284 __I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
mbed_official 146:f64d43ff0c18 9285 __I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
mbed_official 146:f64d43ff0c18 9286 __I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
mbed_official 146:f64d43ff0c18 9287 __I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 9288 __I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
mbed_official 146:f64d43ff0c18 9289 __I uint8_t FEPROT; /**< Non-volatile EERAM Protection Register, offset: 0xE */
mbed_official 146:f64d43ff0c18 9290 __I uint8_t FDPROT; /**< Non-volatile D-Flash Protection Register, offset: 0xF */
mbed_official 146:f64d43ff0c18 9291 } NV_Type, *NV_MemMapPtr;
mbed_official 146:f64d43ff0c18 9292
mbed_official 146:f64d43ff0c18 9293 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9294 -- NV - Register accessor macros
mbed_official 146:f64d43ff0c18 9295 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9296
mbed_official 146:f64d43ff0c18 9297 /*!
mbed_official 146:f64d43ff0c18 9298 * @addtogroup NV_Register_Accessor_Macros NV - Register accessor macros
mbed_official 146:f64d43ff0c18 9299 * @{
mbed_official 146:f64d43ff0c18 9300 */
mbed_official 146:f64d43ff0c18 9301
mbed_official 146:f64d43ff0c18 9302
mbed_official 146:f64d43ff0c18 9303 /* NV - Register accessors */
mbed_official 146:f64d43ff0c18 9304 #define NV_BACKKEY3_REG(base) ((base)->BACKKEY3)
mbed_official 146:f64d43ff0c18 9305 #define NV_BACKKEY2_REG(base) ((base)->BACKKEY2)
mbed_official 146:f64d43ff0c18 9306 #define NV_BACKKEY1_REG(base) ((base)->BACKKEY1)
mbed_official 146:f64d43ff0c18 9307 #define NV_BACKKEY0_REG(base) ((base)->BACKKEY0)
mbed_official 146:f64d43ff0c18 9308 #define NV_BACKKEY7_REG(base) ((base)->BACKKEY7)
mbed_official 146:f64d43ff0c18 9309 #define NV_BACKKEY6_REG(base) ((base)->BACKKEY6)
mbed_official 146:f64d43ff0c18 9310 #define NV_BACKKEY5_REG(base) ((base)->BACKKEY5)
mbed_official 146:f64d43ff0c18 9311 #define NV_BACKKEY4_REG(base) ((base)->BACKKEY4)
mbed_official 146:f64d43ff0c18 9312 #define NV_FPROT3_REG(base) ((base)->FPROT3)
mbed_official 146:f64d43ff0c18 9313 #define NV_FPROT2_REG(base) ((base)->FPROT2)
mbed_official 146:f64d43ff0c18 9314 #define NV_FPROT1_REG(base) ((base)->FPROT1)
mbed_official 146:f64d43ff0c18 9315 #define NV_FPROT0_REG(base) ((base)->FPROT0)
mbed_official 146:f64d43ff0c18 9316 #define NV_FSEC_REG(base) ((base)->FSEC)
mbed_official 146:f64d43ff0c18 9317 #define NV_FOPT_REG(base) ((base)->FOPT)
mbed_official 146:f64d43ff0c18 9318 #define NV_FEPROT_REG(base) ((base)->FEPROT)
mbed_official 146:f64d43ff0c18 9319 #define NV_FDPROT_REG(base) ((base)->FDPROT)
mbed_official 146:f64d43ff0c18 9320
mbed_official 146:f64d43ff0c18 9321 /*!
mbed_official 146:f64d43ff0c18 9322 * @}
mbed_official 146:f64d43ff0c18 9323 */ /* end of group NV_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9324
mbed_official 146:f64d43ff0c18 9325
mbed_official 146:f64d43ff0c18 9326 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9327 -- NV Register Masks
mbed_official 146:f64d43ff0c18 9328 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9329
mbed_official 146:f64d43ff0c18 9330 /*!
mbed_official 146:f64d43ff0c18 9331 * @addtogroup NV_Register_Masks NV Register Masks
mbed_official 146:f64d43ff0c18 9332 * @{
mbed_official 146:f64d43ff0c18 9333 */
mbed_official 146:f64d43ff0c18 9334
mbed_official 146:f64d43ff0c18 9335 /* BACKKEY3 Bit Fields */
mbed_official 146:f64d43ff0c18 9336 #define NV_BACKKEY3_KEY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9337 #define NV_BACKKEY3_KEY_SHIFT 0
mbed_official 146:f64d43ff0c18 9338 #define NV_BACKKEY3_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY3_KEY_SHIFT))&NV_BACKKEY3_KEY_MASK)
mbed_official 146:f64d43ff0c18 9339 /* BACKKEY2 Bit Fields */
mbed_official 146:f64d43ff0c18 9340 #define NV_BACKKEY2_KEY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9341 #define NV_BACKKEY2_KEY_SHIFT 0
mbed_official 146:f64d43ff0c18 9342 #define NV_BACKKEY2_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY2_KEY_SHIFT))&NV_BACKKEY2_KEY_MASK)
mbed_official 146:f64d43ff0c18 9343 /* BACKKEY1 Bit Fields */
mbed_official 146:f64d43ff0c18 9344 #define NV_BACKKEY1_KEY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9345 #define NV_BACKKEY1_KEY_SHIFT 0
mbed_official 146:f64d43ff0c18 9346 #define NV_BACKKEY1_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY1_KEY_SHIFT))&NV_BACKKEY1_KEY_MASK)
mbed_official 146:f64d43ff0c18 9347 /* BACKKEY0 Bit Fields */
mbed_official 146:f64d43ff0c18 9348 #define NV_BACKKEY0_KEY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9349 #define NV_BACKKEY0_KEY_SHIFT 0
mbed_official 146:f64d43ff0c18 9350 #define NV_BACKKEY0_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY0_KEY_SHIFT))&NV_BACKKEY0_KEY_MASK)
mbed_official 146:f64d43ff0c18 9351 /* BACKKEY7 Bit Fields */
mbed_official 146:f64d43ff0c18 9352 #define NV_BACKKEY7_KEY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9353 #define NV_BACKKEY7_KEY_SHIFT 0
mbed_official 146:f64d43ff0c18 9354 #define NV_BACKKEY7_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY7_KEY_SHIFT))&NV_BACKKEY7_KEY_MASK)
mbed_official 146:f64d43ff0c18 9355 /* BACKKEY6 Bit Fields */
mbed_official 146:f64d43ff0c18 9356 #define NV_BACKKEY6_KEY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9357 #define NV_BACKKEY6_KEY_SHIFT 0
mbed_official 146:f64d43ff0c18 9358 #define NV_BACKKEY6_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY6_KEY_SHIFT))&NV_BACKKEY6_KEY_MASK)
mbed_official 146:f64d43ff0c18 9359 /* BACKKEY5 Bit Fields */
mbed_official 146:f64d43ff0c18 9360 #define NV_BACKKEY5_KEY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9361 #define NV_BACKKEY5_KEY_SHIFT 0
mbed_official 146:f64d43ff0c18 9362 #define NV_BACKKEY5_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY5_KEY_SHIFT))&NV_BACKKEY5_KEY_MASK)
mbed_official 146:f64d43ff0c18 9363 /* BACKKEY4 Bit Fields */
mbed_official 146:f64d43ff0c18 9364 #define NV_BACKKEY4_KEY_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9365 #define NV_BACKKEY4_KEY_SHIFT 0
mbed_official 146:f64d43ff0c18 9366 #define NV_BACKKEY4_KEY(x) (((uint8_t)(((uint8_t)(x))<<NV_BACKKEY4_KEY_SHIFT))&NV_BACKKEY4_KEY_MASK)
mbed_official 146:f64d43ff0c18 9367 /* FPROT3 Bit Fields */
mbed_official 146:f64d43ff0c18 9368 #define NV_FPROT3_PROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9369 #define NV_FPROT3_PROT_SHIFT 0
mbed_official 146:f64d43ff0c18 9370 #define NV_FPROT3_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT3_PROT_SHIFT))&NV_FPROT3_PROT_MASK)
mbed_official 146:f64d43ff0c18 9371 /* FPROT2 Bit Fields */
mbed_official 146:f64d43ff0c18 9372 #define NV_FPROT2_PROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9373 #define NV_FPROT2_PROT_SHIFT 0
mbed_official 146:f64d43ff0c18 9374 #define NV_FPROT2_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT2_PROT_SHIFT))&NV_FPROT2_PROT_MASK)
mbed_official 146:f64d43ff0c18 9375 /* FPROT1 Bit Fields */
mbed_official 146:f64d43ff0c18 9376 #define NV_FPROT1_PROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9377 #define NV_FPROT1_PROT_SHIFT 0
mbed_official 146:f64d43ff0c18 9378 #define NV_FPROT1_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT1_PROT_SHIFT))&NV_FPROT1_PROT_MASK)
mbed_official 146:f64d43ff0c18 9379 /* FPROT0 Bit Fields */
mbed_official 146:f64d43ff0c18 9380 #define NV_FPROT0_PROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9381 #define NV_FPROT0_PROT_SHIFT 0
mbed_official 146:f64d43ff0c18 9382 #define NV_FPROT0_PROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FPROT0_PROT_SHIFT))&NV_FPROT0_PROT_MASK)
mbed_official 146:f64d43ff0c18 9383 /* FSEC Bit Fields */
mbed_official 146:f64d43ff0c18 9384 #define NV_FSEC_SEC_MASK 0x3u
mbed_official 146:f64d43ff0c18 9385 #define NV_FSEC_SEC_SHIFT 0
mbed_official 146:f64d43ff0c18 9386 #define NV_FSEC_SEC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_SEC_SHIFT))&NV_FSEC_SEC_MASK)
mbed_official 146:f64d43ff0c18 9387 #define NV_FSEC_FSLACC_MASK 0xCu
mbed_official 146:f64d43ff0c18 9388 #define NV_FSEC_FSLACC_SHIFT 2
mbed_official 146:f64d43ff0c18 9389 #define NV_FSEC_FSLACC(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_FSLACC_SHIFT))&NV_FSEC_FSLACC_MASK)
mbed_official 146:f64d43ff0c18 9390 #define NV_FSEC_MEEN_MASK 0x30u
mbed_official 146:f64d43ff0c18 9391 #define NV_FSEC_MEEN_SHIFT 4
mbed_official 146:f64d43ff0c18 9392 #define NV_FSEC_MEEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_MEEN_SHIFT))&NV_FSEC_MEEN_MASK)
mbed_official 146:f64d43ff0c18 9393 #define NV_FSEC_KEYEN_MASK 0xC0u
mbed_official 146:f64d43ff0c18 9394 #define NV_FSEC_KEYEN_SHIFT 6
mbed_official 146:f64d43ff0c18 9395 #define NV_FSEC_KEYEN(x) (((uint8_t)(((uint8_t)(x))<<NV_FSEC_KEYEN_SHIFT))&NV_FSEC_KEYEN_MASK)
mbed_official 146:f64d43ff0c18 9396 /* FOPT Bit Fields */
mbed_official 146:f64d43ff0c18 9397 #define NV_FOPT_LPBOOT_MASK 0x1u
mbed_official 146:f64d43ff0c18 9398 #define NV_FOPT_LPBOOT_SHIFT 0
mbed_official 146:f64d43ff0c18 9399 #define NV_FOPT_EZPORT_DIS_MASK 0x2u
mbed_official 146:f64d43ff0c18 9400 #define NV_FOPT_EZPORT_DIS_SHIFT 1
mbed_official 146:f64d43ff0c18 9401 /* FEPROT Bit Fields */
mbed_official 146:f64d43ff0c18 9402 #define NV_FEPROT_EPROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9403 #define NV_FEPROT_EPROT_SHIFT 0
mbed_official 146:f64d43ff0c18 9404 #define NV_FEPROT_EPROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FEPROT_EPROT_SHIFT))&NV_FEPROT_EPROT_MASK)
mbed_official 146:f64d43ff0c18 9405 /* FDPROT Bit Fields */
mbed_official 146:f64d43ff0c18 9406 #define NV_FDPROT_DPROT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9407 #define NV_FDPROT_DPROT_SHIFT 0
mbed_official 146:f64d43ff0c18 9408 #define NV_FDPROT_DPROT(x) (((uint8_t)(((uint8_t)(x))<<NV_FDPROT_DPROT_SHIFT))&NV_FDPROT_DPROT_MASK)
mbed_official 146:f64d43ff0c18 9409
mbed_official 146:f64d43ff0c18 9410 /*!
mbed_official 146:f64d43ff0c18 9411 * @}
mbed_official 146:f64d43ff0c18 9412 */ /* end of group NV_Register_Masks */
mbed_official 146:f64d43ff0c18 9413
mbed_official 146:f64d43ff0c18 9414
mbed_official 146:f64d43ff0c18 9415 /* NV - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 9416 /** Peripheral FTFE_FlashConfig base address */
mbed_official 146:f64d43ff0c18 9417 #define FTFE_FlashConfig_BASE (0x400u)
mbed_official 146:f64d43ff0c18 9418 /** Peripheral FTFE_FlashConfig base pointer */
mbed_official 146:f64d43ff0c18 9419 #define FTFE_FlashConfig ((NV_Type *)FTFE_FlashConfig_BASE)
mbed_official 146:f64d43ff0c18 9420 #define FTFE_FlashConfig_BASE_PTR (FTFE_FlashConfig)
mbed_official 324:406fd2029f23 9421 /** Array initializer of NV peripheral base addresses */
mbed_official 324:406fd2029f23 9422 #define NV_BASE_ADDRS { FTFE_FlashConfig_BASE }
mbed_official 146:f64d43ff0c18 9423 /** Array initializer of NV peripheral base pointers */
mbed_official 324:406fd2029f23 9424 #define NV_BASE_PTRS { FTFE_FlashConfig }
mbed_official 146:f64d43ff0c18 9425
mbed_official 146:f64d43ff0c18 9426 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9427 -- NV - Register accessor macros
mbed_official 146:f64d43ff0c18 9428 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9429
mbed_official 146:f64d43ff0c18 9430 /*!
mbed_official 146:f64d43ff0c18 9431 * @addtogroup NV_Register_Accessor_Macros NV - Register accessor macros
mbed_official 146:f64d43ff0c18 9432 * @{
mbed_official 146:f64d43ff0c18 9433 */
mbed_official 146:f64d43ff0c18 9434
mbed_official 146:f64d43ff0c18 9435
mbed_official 146:f64d43ff0c18 9436 /* NV - Register instance definitions */
mbed_official 146:f64d43ff0c18 9437 /* FTFE_FlashConfig */
mbed_official 146:f64d43ff0c18 9438 #define NV_BACKKEY3 NV_BACKKEY3_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9439 #define NV_BACKKEY2 NV_BACKKEY2_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9440 #define NV_BACKKEY1 NV_BACKKEY1_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9441 #define NV_BACKKEY0 NV_BACKKEY0_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9442 #define NV_BACKKEY7 NV_BACKKEY7_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9443 #define NV_BACKKEY6 NV_BACKKEY6_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9444 #define NV_BACKKEY5 NV_BACKKEY5_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9445 #define NV_BACKKEY4 NV_BACKKEY4_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9446 #define NV_FPROT3 NV_FPROT3_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9447 #define NV_FPROT2 NV_FPROT2_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9448 #define NV_FPROT1 NV_FPROT1_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9449 #define NV_FPROT0 NV_FPROT0_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9450 #define NV_FSEC NV_FSEC_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9451 #define NV_FOPT NV_FOPT_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9452 #define NV_FEPROT NV_FEPROT_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9453 #define NV_FDPROT NV_FDPROT_REG(FTFE_FlashConfig)
mbed_official 146:f64d43ff0c18 9454
mbed_official 146:f64d43ff0c18 9455 /*!
mbed_official 146:f64d43ff0c18 9456 * @}
mbed_official 146:f64d43ff0c18 9457 */ /* end of group NV_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9458
mbed_official 146:f64d43ff0c18 9459
mbed_official 146:f64d43ff0c18 9460 /*!
mbed_official 146:f64d43ff0c18 9461 * @}
mbed_official 146:f64d43ff0c18 9462 */ /* end of group NV_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 9463
mbed_official 146:f64d43ff0c18 9464
mbed_official 146:f64d43ff0c18 9465 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9466 -- OSC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9467 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9468
mbed_official 146:f64d43ff0c18 9469 /*!
mbed_official 146:f64d43ff0c18 9470 * @addtogroup OSC_Peripheral_Access_Layer OSC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9471 * @{
mbed_official 146:f64d43ff0c18 9472 */
mbed_official 146:f64d43ff0c18 9473
mbed_official 146:f64d43ff0c18 9474 /** OSC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 9475 typedef struct {
mbed_official 146:f64d43ff0c18 9476 __IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 9477 } OSC_Type, *OSC_MemMapPtr;
mbed_official 146:f64d43ff0c18 9478
mbed_official 146:f64d43ff0c18 9479 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9480 -- OSC - Register accessor macros
mbed_official 146:f64d43ff0c18 9481 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9482
mbed_official 146:f64d43ff0c18 9483 /*!
mbed_official 146:f64d43ff0c18 9484 * @addtogroup OSC_Register_Accessor_Macros OSC - Register accessor macros
mbed_official 146:f64d43ff0c18 9485 * @{
mbed_official 146:f64d43ff0c18 9486 */
mbed_official 146:f64d43ff0c18 9487
mbed_official 146:f64d43ff0c18 9488
mbed_official 146:f64d43ff0c18 9489 /* OSC - Register accessors */
mbed_official 146:f64d43ff0c18 9490 #define OSC_CR_REG(base) ((base)->CR)
mbed_official 146:f64d43ff0c18 9491
mbed_official 146:f64d43ff0c18 9492 /*!
mbed_official 146:f64d43ff0c18 9493 * @}
mbed_official 146:f64d43ff0c18 9494 */ /* end of group OSC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9495
mbed_official 146:f64d43ff0c18 9496
mbed_official 146:f64d43ff0c18 9497 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9498 -- OSC Register Masks
mbed_official 146:f64d43ff0c18 9499 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9500
mbed_official 146:f64d43ff0c18 9501 /*!
mbed_official 146:f64d43ff0c18 9502 * @addtogroup OSC_Register_Masks OSC Register Masks
mbed_official 146:f64d43ff0c18 9503 * @{
mbed_official 146:f64d43ff0c18 9504 */
mbed_official 146:f64d43ff0c18 9505
mbed_official 146:f64d43ff0c18 9506 /* CR Bit Fields */
mbed_official 146:f64d43ff0c18 9507 #define OSC_CR_SC16P_MASK 0x1u
mbed_official 146:f64d43ff0c18 9508 #define OSC_CR_SC16P_SHIFT 0
mbed_official 146:f64d43ff0c18 9509 #define OSC_CR_SC8P_MASK 0x2u
mbed_official 146:f64d43ff0c18 9510 #define OSC_CR_SC8P_SHIFT 1
mbed_official 146:f64d43ff0c18 9511 #define OSC_CR_SC4P_MASK 0x4u
mbed_official 146:f64d43ff0c18 9512 #define OSC_CR_SC4P_SHIFT 2
mbed_official 146:f64d43ff0c18 9513 #define OSC_CR_SC2P_MASK 0x8u
mbed_official 146:f64d43ff0c18 9514 #define OSC_CR_SC2P_SHIFT 3
mbed_official 146:f64d43ff0c18 9515 #define OSC_CR_EREFSTEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 9516 #define OSC_CR_EREFSTEN_SHIFT 5
mbed_official 146:f64d43ff0c18 9517 #define OSC_CR_ERCLKEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 9518 #define OSC_CR_ERCLKEN_SHIFT 7
mbed_official 146:f64d43ff0c18 9519
mbed_official 146:f64d43ff0c18 9520 /*!
mbed_official 146:f64d43ff0c18 9521 * @}
mbed_official 146:f64d43ff0c18 9522 */ /* end of group OSC_Register_Masks */
mbed_official 146:f64d43ff0c18 9523
mbed_official 146:f64d43ff0c18 9524
mbed_official 146:f64d43ff0c18 9525 /* OSC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 9526 /** Peripheral OSC base address */
mbed_official 146:f64d43ff0c18 9527 #define OSC_BASE (0x40065000u)
mbed_official 146:f64d43ff0c18 9528 /** Peripheral OSC base pointer */
mbed_official 146:f64d43ff0c18 9529 #define OSC ((OSC_Type *)OSC_BASE)
mbed_official 146:f64d43ff0c18 9530 #define OSC_BASE_PTR (OSC)
mbed_official 324:406fd2029f23 9531 /** Array initializer of OSC peripheral base addresses */
mbed_official 324:406fd2029f23 9532 #define OSC_BASE_ADDRS { OSC_BASE }
mbed_official 146:f64d43ff0c18 9533 /** Array initializer of OSC peripheral base pointers */
mbed_official 324:406fd2029f23 9534 #define OSC_BASE_PTRS { OSC }
mbed_official 146:f64d43ff0c18 9535
mbed_official 146:f64d43ff0c18 9536 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9537 -- OSC - Register accessor macros
mbed_official 146:f64d43ff0c18 9538 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9539
mbed_official 146:f64d43ff0c18 9540 /*!
mbed_official 146:f64d43ff0c18 9541 * @addtogroup OSC_Register_Accessor_Macros OSC - Register accessor macros
mbed_official 146:f64d43ff0c18 9542 * @{
mbed_official 146:f64d43ff0c18 9543 */
mbed_official 146:f64d43ff0c18 9544
mbed_official 146:f64d43ff0c18 9545
mbed_official 146:f64d43ff0c18 9546 /* OSC - Register instance definitions */
mbed_official 146:f64d43ff0c18 9547 /* OSC */
mbed_official 146:f64d43ff0c18 9548 #define OSC_CR OSC_CR_REG(OSC)
mbed_official 146:f64d43ff0c18 9549
mbed_official 146:f64d43ff0c18 9550 /*!
mbed_official 146:f64d43ff0c18 9551 * @}
mbed_official 146:f64d43ff0c18 9552 */ /* end of group OSC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9553
mbed_official 146:f64d43ff0c18 9554
mbed_official 146:f64d43ff0c18 9555 /*!
mbed_official 146:f64d43ff0c18 9556 * @}
mbed_official 146:f64d43ff0c18 9557 */ /* end of group OSC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 9558
mbed_official 146:f64d43ff0c18 9559
mbed_official 146:f64d43ff0c18 9560 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9561 -- PDB Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9562 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9563
mbed_official 146:f64d43ff0c18 9564 /*!
mbed_official 146:f64d43ff0c18 9565 * @addtogroup PDB_Peripheral_Access_Layer PDB Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9566 * @{
mbed_official 146:f64d43ff0c18 9567 */
mbed_official 146:f64d43ff0c18 9568
mbed_official 146:f64d43ff0c18 9569 /** PDB - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 9570 typedef struct {
mbed_official 146:f64d43ff0c18 9571 __IO uint32_t SC; /**< Status and Control register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 9572 __IO uint32_t MOD; /**< Modulus register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 9573 __I uint32_t CNT; /**< Counter register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 9574 __IO uint32_t IDLY; /**< Interrupt Delay register, offset: 0xC */
mbed_official 146:f64d43ff0c18 9575 struct { /* offset: 0x10, array step: 0x28 */
mbed_official 146:f64d43ff0c18 9576 __IO uint32_t C1; /**< Channel n Control register 1, array offset: 0x10, array step: 0x28 */
mbed_official 146:f64d43ff0c18 9577 __IO uint32_t S; /**< Channel n Status register, array offset: 0x14, array step: 0x28 */
mbed_official 146:f64d43ff0c18 9578 __IO uint32_t DLY[2]; /**< Channel n Delay 0 register..Channel n Delay 1 register, array offset: 0x18, array step: index*0x28, index2*0x4 */
mbed_official 146:f64d43ff0c18 9579 uint8_t RESERVED_0[24];
mbed_official 146:f64d43ff0c18 9580 } CH[2];
mbed_official 146:f64d43ff0c18 9581 uint8_t RESERVED_0[240];
mbed_official 146:f64d43ff0c18 9582 struct { /* offset: 0x150, array step: 0x8 */
mbed_official 146:f64d43ff0c18 9583 __IO uint32_t INTC; /**< DAC Interval Trigger n Control register, array offset: 0x150, array step: 0x8 */
mbed_official 146:f64d43ff0c18 9584 __IO uint32_t INT; /**< DAC Interval n register, array offset: 0x154, array step: 0x8 */
mbed_official 146:f64d43ff0c18 9585 } DAC[2];
mbed_official 146:f64d43ff0c18 9586 uint8_t RESERVED_1[48];
mbed_official 146:f64d43ff0c18 9587 __IO uint32_t POEN; /**< Pulse-Out n Enable register, offset: 0x190 */
mbed_official 146:f64d43ff0c18 9588 __IO uint32_t PODLY[3]; /**< Pulse-Out n Delay register, array offset: 0x194, array step: 0x4 */
mbed_official 146:f64d43ff0c18 9589 } PDB_Type, *PDB_MemMapPtr;
mbed_official 146:f64d43ff0c18 9590
mbed_official 146:f64d43ff0c18 9591 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9592 -- PDB - Register accessor macros
mbed_official 146:f64d43ff0c18 9593 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9594
mbed_official 146:f64d43ff0c18 9595 /*!
mbed_official 146:f64d43ff0c18 9596 * @addtogroup PDB_Register_Accessor_Macros PDB - Register accessor macros
mbed_official 146:f64d43ff0c18 9597 * @{
mbed_official 146:f64d43ff0c18 9598 */
mbed_official 146:f64d43ff0c18 9599
mbed_official 146:f64d43ff0c18 9600
mbed_official 146:f64d43ff0c18 9601 /* PDB - Register accessors */
mbed_official 146:f64d43ff0c18 9602 #define PDB_SC_REG(base) ((base)->SC)
mbed_official 146:f64d43ff0c18 9603 #define PDB_MOD_REG(base) ((base)->MOD)
mbed_official 146:f64d43ff0c18 9604 #define PDB_CNT_REG(base) ((base)->CNT)
mbed_official 146:f64d43ff0c18 9605 #define PDB_IDLY_REG(base) ((base)->IDLY)
mbed_official 146:f64d43ff0c18 9606 #define PDB_C1_REG(base,index) ((base)->CH[index].C1)
mbed_official 146:f64d43ff0c18 9607 #define PDB_S_REG(base,index) ((base)->CH[index].S)
mbed_official 146:f64d43ff0c18 9608 #define PDB_DLY_REG(base,index,index2) ((base)->CH[index].DLY[index2])
mbed_official 146:f64d43ff0c18 9609 #define PDB_INTC_REG(base,index) ((base)->DAC[index].INTC)
mbed_official 146:f64d43ff0c18 9610 #define PDB_INT_REG(base,index) ((base)->DAC[index].INT)
mbed_official 146:f64d43ff0c18 9611 #define PDB_POEN_REG(base) ((base)->POEN)
mbed_official 146:f64d43ff0c18 9612 #define PDB_PODLY_REG(base,index) ((base)->PODLY[index])
mbed_official 146:f64d43ff0c18 9613
mbed_official 146:f64d43ff0c18 9614 /*!
mbed_official 146:f64d43ff0c18 9615 * @}
mbed_official 146:f64d43ff0c18 9616 */ /* end of group PDB_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9617
mbed_official 146:f64d43ff0c18 9618
mbed_official 146:f64d43ff0c18 9619 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9620 -- PDB Register Masks
mbed_official 146:f64d43ff0c18 9621 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9622
mbed_official 146:f64d43ff0c18 9623 /*!
mbed_official 146:f64d43ff0c18 9624 * @addtogroup PDB_Register_Masks PDB Register Masks
mbed_official 146:f64d43ff0c18 9625 * @{
mbed_official 146:f64d43ff0c18 9626 */
mbed_official 146:f64d43ff0c18 9627
mbed_official 146:f64d43ff0c18 9628 /* SC Bit Fields */
mbed_official 146:f64d43ff0c18 9629 #define PDB_SC_LDOK_MASK 0x1u
mbed_official 146:f64d43ff0c18 9630 #define PDB_SC_LDOK_SHIFT 0
mbed_official 146:f64d43ff0c18 9631 #define PDB_SC_CONT_MASK 0x2u
mbed_official 146:f64d43ff0c18 9632 #define PDB_SC_CONT_SHIFT 1
mbed_official 146:f64d43ff0c18 9633 #define PDB_SC_MULT_MASK 0xCu
mbed_official 146:f64d43ff0c18 9634 #define PDB_SC_MULT_SHIFT 2
mbed_official 146:f64d43ff0c18 9635 #define PDB_SC_MULT(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_MULT_SHIFT))&PDB_SC_MULT_MASK)
mbed_official 146:f64d43ff0c18 9636 #define PDB_SC_PDBIE_MASK 0x20u
mbed_official 146:f64d43ff0c18 9637 #define PDB_SC_PDBIE_SHIFT 5
mbed_official 146:f64d43ff0c18 9638 #define PDB_SC_PDBIF_MASK 0x40u
mbed_official 146:f64d43ff0c18 9639 #define PDB_SC_PDBIF_SHIFT 6
mbed_official 146:f64d43ff0c18 9640 #define PDB_SC_PDBEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 9641 #define PDB_SC_PDBEN_SHIFT 7
mbed_official 146:f64d43ff0c18 9642 #define PDB_SC_TRGSEL_MASK 0xF00u
mbed_official 146:f64d43ff0c18 9643 #define PDB_SC_TRGSEL_SHIFT 8
mbed_official 146:f64d43ff0c18 9644 #define PDB_SC_TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_TRGSEL_SHIFT))&PDB_SC_TRGSEL_MASK)
mbed_official 146:f64d43ff0c18 9645 #define PDB_SC_PRESCALER_MASK 0x7000u
mbed_official 146:f64d43ff0c18 9646 #define PDB_SC_PRESCALER_SHIFT 12
mbed_official 146:f64d43ff0c18 9647 #define PDB_SC_PRESCALER(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_PRESCALER_SHIFT))&PDB_SC_PRESCALER_MASK)
mbed_official 146:f64d43ff0c18 9648 #define PDB_SC_DMAEN_MASK 0x8000u
mbed_official 146:f64d43ff0c18 9649 #define PDB_SC_DMAEN_SHIFT 15
mbed_official 146:f64d43ff0c18 9650 #define PDB_SC_SWTRIG_MASK 0x10000u
mbed_official 146:f64d43ff0c18 9651 #define PDB_SC_SWTRIG_SHIFT 16
mbed_official 146:f64d43ff0c18 9652 #define PDB_SC_PDBEIE_MASK 0x20000u
mbed_official 146:f64d43ff0c18 9653 #define PDB_SC_PDBEIE_SHIFT 17
mbed_official 146:f64d43ff0c18 9654 #define PDB_SC_LDMOD_MASK 0xC0000u
mbed_official 146:f64d43ff0c18 9655 #define PDB_SC_LDMOD_SHIFT 18
mbed_official 146:f64d43ff0c18 9656 #define PDB_SC_LDMOD(x) (((uint32_t)(((uint32_t)(x))<<PDB_SC_LDMOD_SHIFT))&PDB_SC_LDMOD_MASK)
mbed_official 146:f64d43ff0c18 9657 /* MOD Bit Fields */
mbed_official 146:f64d43ff0c18 9658 #define PDB_MOD_MOD_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 9659 #define PDB_MOD_MOD_SHIFT 0
mbed_official 146:f64d43ff0c18 9660 #define PDB_MOD_MOD(x) (((uint32_t)(((uint32_t)(x))<<PDB_MOD_MOD_SHIFT))&PDB_MOD_MOD_MASK)
mbed_official 146:f64d43ff0c18 9661 /* CNT Bit Fields */
mbed_official 146:f64d43ff0c18 9662 #define PDB_CNT_CNT_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 9663 #define PDB_CNT_CNT_SHIFT 0
mbed_official 146:f64d43ff0c18 9664 #define PDB_CNT_CNT(x) (((uint32_t)(((uint32_t)(x))<<PDB_CNT_CNT_SHIFT))&PDB_CNT_CNT_MASK)
mbed_official 146:f64d43ff0c18 9665 /* IDLY Bit Fields */
mbed_official 146:f64d43ff0c18 9666 #define PDB_IDLY_IDLY_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 9667 #define PDB_IDLY_IDLY_SHIFT 0
mbed_official 146:f64d43ff0c18 9668 #define PDB_IDLY_IDLY(x) (((uint32_t)(((uint32_t)(x))<<PDB_IDLY_IDLY_SHIFT))&PDB_IDLY_IDLY_MASK)
mbed_official 146:f64d43ff0c18 9669 /* C1 Bit Fields */
mbed_official 146:f64d43ff0c18 9670 #define PDB_C1_EN_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9671 #define PDB_C1_EN_SHIFT 0
mbed_official 146:f64d43ff0c18 9672 #define PDB_C1_EN(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_EN_SHIFT))&PDB_C1_EN_MASK)
mbed_official 146:f64d43ff0c18 9673 #define PDB_C1_TOS_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 9674 #define PDB_C1_TOS_SHIFT 8
mbed_official 146:f64d43ff0c18 9675 #define PDB_C1_TOS(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_TOS_SHIFT))&PDB_C1_TOS_MASK)
mbed_official 146:f64d43ff0c18 9676 #define PDB_C1_BB_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 9677 #define PDB_C1_BB_SHIFT 16
mbed_official 146:f64d43ff0c18 9678 #define PDB_C1_BB(x) (((uint32_t)(((uint32_t)(x))<<PDB_C1_BB_SHIFT))&PDB_C1_BB_MASK)
mbed_official 146:f64d43ff0c18 9679 /* S Bit Fields */
mbed_official 146:f64d43ff0c18 9680 #define PDB_S_ERR_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9681 #define PDB_S_ERR_SHIFT 0
mbed_official 146:f64d43ff0c18 9682 #define PDB_S_ERR(x) (((uint32_t)(((uint32_t)(x))<<PDB_S_ERR_SHIFT))&PDB_S_ERR_MASK)
mbed_official 146:f64d43ff0c18 9683 #define PDB_S_CF_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 9684 #define PDB_S_CF_SHIFT 16
mbed_official 146:f64d43ff0c18 9685 #define PDB_S_CF(x) (((uint32_t)(((uint32_t)(x))<<PDB_S_CF_SHIFT))&PDB_S_CF_MASK)
mbed_official 146:f64d43ff0c18 9686 /* DLY Bit Fields */
mbed_official 146:f64d43ff0c18 9687 #define PDB_DLY_DLY_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 9688 #define PDB_DLY_DLY_SHIFT 0
mbed_official 146:f64d43ff0c18 9689 #define PDB_DLY_DLY(x) (((uint32_t)(((uint32_t)(x))<<PDB_DLY_DLY_SHIFT))&PDB_DLY_DLY_MASK)
mbed_official 146:f64d43ff0c18 9690 /* INTC Bit Fields */
mbed_official 146:f64d43ff0c18 9691 #define PDB_INTC_TOE_MASK 0x1u
mbed_official 146:f64d43ff0c18 9692 #define PDB_INTC_TOE_SHIFT 0
mbed_official 146:f64d43ff0c18 9693 #define PDB_INTC_EXT_MASK 0x2u
mbed_official 146:f64d43ff0c18 9694 #define PDB_INTC_EXT_SHIFT 1
mbed_official 146:f64d43ff0c18 9695 /* INT Bit Fields */
mbed_official 146:f64d43ff0c18 9696 #define PDB_INT_INT_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 9697 #define PDB_INT_INT_SHIFT 0
mbed_official 146:f64d43ff0c18 9698 #define PDB_INT_INT(x) (((uint32_t)(((uint32_t)(x))<<PDB_INT_INT_SHIFT))&PDB_INT_INT_MASK)
mbed_official 146:f64d43ff0c18 9699 /* POEN Bit Fields */
mbed_official 146:f64d43ff0c18 9700 #define PDB_POEN_POEN_MASK 0xFFu
mbed_official 146:f64d43ff0c18 9701 #define PDB_POEN_POEN_SHIFT 0
mbed_official 146:f64d43ff0c18 9702 #define PDB_POEN_POEN(x) (((uint32_t)(((uint32_t)(x))<<PDB_POEN_POEN_SHIFT))&PDB_POEN_POEN_MASK)
mbed_official 146:f64d43ff0c18 9703 /* PODLY Bit Fields */
mbed_official 146:f64d43ff0c18 9704 #define PDB_PODLY_DLY2_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 9705 #define PDB_PODLY_DLY2_SHIFT 0
mbed_official 146:f64d43ff0c18 9706 #define PDB_PODLY_DLY2(x) (((uint32_t)(((uint32_t)(x))<<PDB_PODLY_DLY2_SHIFT))&PDB_PODLY_DLY2_MASK)
mbed_official 146:f64d43ff0c18 9707 #define PDB_PODLY_DLY1_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 9708 #define PDB_PODLY_DLY1_SHIFT 16
mbed_official 146:f64d43ff0c18 9709 #define PDB_PODLY_DLY1(x) (((uint32_t)(((uint32_t)(x))<<PDB_PODLY_DLY1_SHIFT))&PDB_PODLY_DLY1_MASK)
mbed_official 146:f64d43ff0c18 9710
mbed_official 146:f64d43ff0c18 9711 /*!
mbed_official 146:f64d43ff0c18 9712 * @}
mbed_official 146:f64d43ff0c18 9713 */ /* end of group PDB_Register_Masks */
mbed_official 146:f64d43ff0c18 9714
mbed_official 146:f64d43ff0c18 9715
mbed_official 146:f64d43ff0c18 9716 /* PDB - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 9717 /** Peripheral PDB0 base address */
mbed_official 146:f64d43ff0c18 9718 #define PDB0_BASE (0x40036000u)
mbed_official 146:f64d43ff0c18 9719 /** Peripheral PDB0 base pointer */
mbed_official 146:f64d43ff0c18 9720 #define PDB0 ((PDB_Type *)PDB0_BASE)
mbed_official 146:f64d43ff0c18 9721 #define PDB0_BASE_PTR (PDB0)
mbed_official 324:406fd2029f23 9722 /** Array initializer of PDB peripheral base addresses */
mbed_official 324:406fd2029f23 9723 #define PDB_BASE_ADDRS { PDB0_BASE }
mbed_official 146:f64d43ff0c18 9724 /** Array initializer of PDB peripheral base pointers */
mbed_official 324:406fd2029f23 9725 #define PDB_BASE_PTRS { PDB0 }
mbed_official 324:406fd2029f23 9726 /** Interrupt vectors for the PDB peripheral type */
mbed_official 324:406fd2029f23 9727 #define PDB_IRQS { PDB0_IRQn }
mbed_official 146:f64d43ff0c18 9728
mbed_official 146:f64d43ff0c18 9729 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9730 -- PDB - Register accessor macros
mbed_official 146:f64d43ff0c18 9731 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9732
mbed_official 146:f64d43ff0c18 9733 /*!
mbed_official 146:f64d43ff0c18 9734 * @addtogroup PDB_Register_Accessor_Macros PDB - Register accessor macros
mbed_official 146:f64d43ff0c18 9735 * @{
mbed_official 146:f64d43ff0c18 9736 */
mbed_official 146:f64d43ff0c18 9737
mbed_official 146:f64d43ff0c18 9738
mbed_official 146:f64d43ff0c18 9739 /* PDB - Register instance definitions */
mbed_official 146:f64d43ff0c18 9740 /* PDB0 */
mbed_official 146:f64d43ff0c18 9741 #define PDB0_SC PDB_SC_REG(PDB0)
mbed_official 146:f64d43ff0c18 9742 #define PDB0_MOD PDB_MOD_REG(PDB0)
mbed_official 146:f64d43ff0c18 9743 #define PDB0_CNT PDB_CNT_REG(PDB0)
mbed_official 146:f64d43ff0c18 9744 #define PDB0_IDLY PDB_IDLY_REG(PDB0)
mbed_official 146:f64d43ff0c18 9745 #define PDB0_CH0C1 PDB_C1_REG(PDB0,0)
mbed_official 146:f64d43ff0c18 9746 #define PDB0_CH0S PDB_S_REG(PDB0,0)
mbed_official 146:f64d43ff0c18 9747 #define PDB0_CH0DLY0 PDB_DLY_REG(PDB0,0,0)
mbed_official 146:f64d43ff0c18 9748 #define PDB0_CH0DLY1 PDB_DLY_REG(PDB0,0,1)
mbed_official 146:f64d43ff0c18 9749 #define PDB0_CH1C1 PDB_C1_REG(PDB0,1)
mbed_official 146:f64d43ff0c18 9750 #define PDB0_CH1S PDB_S_REG(PDB0,1)
mbed_official 146:f64d43ff0c18 9751 #define PDB0_CH1DLY0 PDB_DLY_REG(PDB0,1,0)
mbed_official 146:f64d43ff0c18 9752 #define PDB0_CH1DLY1 PDB_DLY_REG(PDB0,1,1)
mbed_official 146:f64d43ff0c18 9753 #define PDB0_DACINTC0 PDB_INTC_REG(PDB0,0)
mbed_official 146:f64d43ff0c18 9754 #define PDB0_DACINT0 PDB_INT_REG(PDB0,0)
mbed_official 146:f64d43ff0c18 9755 #define PDB0_DACINTC1 PDB_INTC_REG(PDB0,1)
mbed_official 146:f64d43ff0c18 9756 #define PDB0_DACINT1 PDB_INT_REG(PDB0,1)
mbed_official 146:f64d43ff0c18 9757 #define PDB0_POEN PDB_POEN_REG(PDB0)
mbed_official 146:f64d43ff0c18 9758 #define PDB0_PO0DLY PDB_PODLY_REG(PDB0,0)
mbed_official 146:f64d43ff0c18 9759 #define PDB0_PO1DLY PDB_PODLY_REG(PDB0,1)
mbed_official 146:f64d43ff0c18 9760 #define PDB0_PO2DLY PDB_PODLY_REG(PDB0,2)
mbed_official 146:f64d43ff0c18 9761
mbed_official 146:f64d43ff0c18 9762 /* PDB - Register array accessors */
mbed_official 146:f64d43ff0c18 9763 #define PDB0_C1(index) PDB_C1_REG(PDB0,index)
mbed_official 146:f64d43ff0c18 9764 #define PDB0_S(index) PDB_S_REG(PDB0,index)
mbed_official 146:f64d43ff0c18 9765 #define PDB0_DLY(index,index2) PDB_DLY_REG(PDB0,index,index2)
mbed_official 146:f64d43ff0c18 9766 #define PDB0_INTC(index) PDB_INTC_REG(PDB0,index)
mbed_official 146:f64d43ff0c18 9767 #define PDB0_INT(index) PDB_INT_REG(PDB0,index)
mbed_official 146:f64d43ff0c18 9768 #define PDB0_PODLY(index) PDB_PODLY_REG(PDB0,index)
mbed_official 146:f64d43ff0c18 9769
mbed_official 146:f64d43ff0c18 9770 /*!
mbed_official 146:f64d43ff0c18 9771 * @}
mbed_official 146:f64d43ff0c18 9772 */ /* end of group PDB_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9773
mbed_official 146:f64d43ff0c18 9774
mbed_official 146:f64d43ff0c18 9775 /*!
mbed_official 146:f64d43ff0c18 9776 * @}
mbed_official 146:f64d43ff0c18 9777 */ /* end of group PDB_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 9778
mbed_official 146:f64d43ff0c18 9779
mbed_official 146:f64d43ff0c18 9780 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9781 -- PIT Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9782 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9783
mbed_official 146:f64d43ff0c18 9784 /*!
mbed_official 146:f64d43ff0c18 9785 * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9786 * @{
mbed_official 146:f64d43ff0c18 9787 */
mbed_official 146:f64d43ff0c18 9788
mbed_official 146:f64d43ff0c18 9789 /** PIT - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 9790 typedef struct {
mbed_official 146:f64d43ff0c18 9791 __IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 9792 uint8_t RESERVED_0[252];
mbed_official 146:f64d43ff0c18 9793 struct { /* offset: 0x100, array step: 0x10 */
mbed_official 146:f64d43ff0c18 9794 __IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
mbed_official 146:f64d43ff0c18 9795 __I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
mbed_official 146:f64d43ff0c18 9796 __IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
mbed_official 146:f64d43ff0c18 9797 __IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
mbed_official 146:f64d43ff0c18 9798 } CHANNEL[4];
mbed_official 146:f64d43ff0c18 9799 } PIT_Type, *PIT_MemMapPtr;
mbed_official 146:f64d43ff0c18 9800
mbed_official 146:f64d43ff0c18 9801 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9802 -- PIT - Register accessor macros
mbed_official 146:f64d43ff0c18 9803 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9804
mbed_official 146:f64d43ff0c18 9805 /*!
mbed_official 146:f64d43ff0c18 9806 * @addtogroup PIT_Register_Accessor_Macros PIT - Register accessor macros
mbed_official 146:f64d43ff0c18 9807 * @{
mbed_official 146:f64d43ff0c18 9808 */
mbed_official 146:f64d43ff0c18 9809
mbed_official 146:f64d43ff0c18 9810
mbed_official 146:f64d43ff0c18 9811 /* PIT - Register accessors */
mbed_official 146:f64d43ff0c18 9812 #define PIT_MCR_REG(base) ((base)->MCR)
mbed_official 146:f64d43ff0c18 9813 #define PIT_LDVAL_REG(base,index) ((base)->CHANNEL[index].LDVAL)
mbed_official 146:f64d43ff0c18 9814 #define PIT_CVAL_REG(base,index) ((base)->CHANNEL[index].CVAL)
mbed_official 146:f64d43ff0c18 9815 #define PIT_TCTRL_REG(base,index) ((base)->CHANNEL[index].TCTRL)
mbed_official 146:f64d43ff0c18 9816 #define PIT_TFLG_REG(base,index) ((base)->CHANNEL[index].TFLG)
mbed_official 146:f64d43ff0c18 9817
mbed_official 146:f64d43ff0c18 9818 /*!
mbed_official 146:f64d43ff0c18 9819 * @}
mbed_official 146:f64d43ff0c18 9820 */ /* end of group PIT_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9821
mbed_official 146:f64d43ff0c18 9822
mbed_official 146:f64d43ff0c18 9823 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9824 -- PIT Register Masks
mbed_official 146:f64d43ff0c18 9825 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9826
mbed_official 146:f64d43ff0c18 9827 /*!
mbed_official 146:f64d43ff0c18 9828 * @addtogroup PIT_Register_Masks PIT Register Masks
mbed_official 146:f64d43ff0c18 9829 * @{
mbed_official 146:f64d43ff0c18 9830 */
mbed_official 146:f64d43ff0c18 9831
mbed_official 146:f64d43ff0c18 9832 /* MCR Bit Fields */
mbed_official 146:f64d43ff0c18 9833 #define PIT_MCR_FRZ_MASK 0x1u
mbed_official 146:f64d43ff0c18 9834 #define PIT_MCR_FRZ_SHIFT 0
mbed_official 146:f64d43ff0c18 9835 #define PIT_MCR_MDIS_MASK 0x2u
mbed_official 146:f64d43ff0c18 9836 #define PIT_MCR_MDIS_SHIFT 1
mbed_official 146:f64d43ff0c18 9837 /* LDVAL Bit Fields */
mbed_official 146:f64d43ff0c18 9838 #define PIT_LDVAL_TSV_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 9839 #define PIT_LDVAL_TSV_SHIFT 0
mbed_official 146:f64d43ff0c18 9840 #define PIT_LDVAL_TSV(x) (((uint32_t)(((uint32_t)(x))<<PIT_LDVAL_TSV_SHIFT))&PIT_LDVAL_TSV_MASK)
mbed_official 146:f64d43ff0c18 9841 /* CVAL Bit Fields */
mbed_official 146:f64d43ff0c18 9842 #define PIT_CVAL_TVL_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 9843 #define PIT_CVAL_TVL_SHIFT 0
mbed_official 146:f64d43ff0c18 9844 #define PIT_CVAL_TVL(x) (((uint32_t)(((uint32_t)(x))<<PIT_CVAL_TVL_SHIFT))&PIT_CVAL_TVL_MASK)
mbed_official 146:f64d43ff0c18 9845 /* TCTRL Bit Fields */
mbed_official 146:f64d43ff0c18 9846 #define PIT_TCTRL_TEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 9847 #define PIT_TCTRL_TEN_SHIFT 0
mbed_official 146:f64d43ff0c18 9848 #define PIT_TCTRL_TIE_MASK 0x2u
mbed_official 146:f64d43ff0c18 9849 #define PIT_TCTRL_TIE_SHIFT 1
mbed_official 146:f64d43ff0c18 9850 #define PIT_TCTRL_CHN_MASK 0x4u
mbed_official 146:f64d43ff0c18 9851 #define PIT_TCTRL_CHN_SHIFT 2
mbed_official 146:f64d43ff0c18 9852 /* TFLG Bit Fields */
mbed_official 146:f64d43ff0c18 9853 #define PIT_TFLG_TIF_MASK 0x1u
mbed_official 146:f64d43ff0c18 9854 #define PIT_TFLG_TIF_SHIFT 0
mbed_official 146:f64d43ff0c18 9855
mbed_official 146:f64d43ff0c18 9856 /*!
mbed_official 146:f64d43ff0c18 9857 * @}
mbed_official 146:f64d43ff0c18 9858 */ /* end of group PIT_Register_Masks */
mbed_official 146:f64d43ff0c18 9859
mbed_official 146:f64d43ff0c18 9860
mbed_official 146:f64d43ff0c18 9861 /* PIT - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 9862 /** Peripheral PIT base address */
mbed_official 146:f64d43ff0c18 9863 #define PIT_BASE (0x40037000u)
mbed_official 146:f64d43ff0c18 9864 /** Peripheral PIT base pointer */
mbed_official 146:f64d43ff0c18 9865 #define PIT ((PIT_Type *)PIT_BASE)
mbed_official 146:f64d43ff0c18 9866 #define PIT_BASE_PTR (PIT)
mbed_official 324:406fd2029f23 9867 /** Array initializer of PIT peripheral base addresses */
mbed_official 324:406fd2029f23 9868 #define PIT_BASE_ADDRS { PIT_BASE }
mbed_official 146:f64d43ff0c18 9869 /** Array initializer of PIT peripheral base pointers */
mbed_official 324:406fd2029f23 9870 #define PIT_BASE_PTRS { PIT }
mbed_official 324:406fd2029f23 9871 /** Interrupt vectors for the PIT peripheral type */
mbed_official 324:406fd2029f23 9872 #define PIT_IRQS { PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, PIT3_IRQn }
mbed_official 146:f64d43ff0c18 9873
mbed_official 146:f64d43ff0c18 9874 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9875 -- PIT - Register accessor macros
mbed_official 146:f64d43ff0c18 9876 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9877
mbed_official 146:f64d43ff0c18 9878 /*!
mbed_official 146:f64d43ff0c18 9879 * @addtogroup PIT_Register_Accessor_Macros PIT - Register accessor macros
mbed_official 146:f64d43ff0c18 9880 * @{
mbed_official 146:f64d43ff0c18 9881 */
mbed_official 146:f64d43ff0c18 9882
mbed_official 146:f64d43ff0c18 9883
mbed_official 146:f64d43ff0c18 9884 /* PIT - Register instance definitions */
mbed_official 146:f64d43ff0c18 9885 /* PIT */
mbed_official 146:f64d43ff0c18 9886 #define PIT_MCR PIT_MCR_REG(PIT)
mbed_official 146:f64d43ff0c18 9887 #define PIT_LDVAL0 PIT_LDVAL_REG(PIT,0)
mbed_official 146:f64d43ff0c18 9888 #define PIT_CVAL0 PIT_CVAL_REG(PIT,0)
mbed_official 146:f64d43ff0c18 9889 #define PIT_TCTRL0 PIT_TCTRL_REG(PIT,0)
mbed_official 146:f64d43ff0c18 9890 #define PIT_TFLG0 PIT_TFLG_REG(PIT,0)
mbed_official 146:f64d43ff0c18 9891 #define PIT_LDVAL1 PIT_LDVAL_REG(PIT,1)
mbed_official 146:f64d43ff0c18 9892 #define PIT_CVAL1 PIT_CVAL_REG(PIT,1)
mbed_official 146:f64d43ff0c18 9893 #define PIT_TCTRL1 PIT_TCTRL_REG(PIT,1)
mbed_official 146:f64d43ff0c18 9894 #define PIT_TFLG1 PIT_TFLG_REG(PIT,1)
mbed_official 146:f64d43ff0c18 9895 #define PIT_LDVAL2 PIT_LDVAL_REG(PIT,2)
mbed_official 146:f64d43ff0c18 9896 #define PIT_CVAL2 PIT_CVAL_REG(PIT,2)
mbed_official 146:f64d43ff0c18 9897 #define PIT_TCTRL2 PIT_TCTRL_REG(PIT,2)
mbed_official 146:f64d43ff0c18 9898 #define PIT_TFLG2 PIT_TFLG_REG(PIT,2)
mbed_official 146:f64d43ff0c18 9899 #define PIT_LDVAL3 PIT_LDVAL_REG(PIT,3)
mbed_official 146:f64d43ff0c18 9900 #define PIT_CVAL3 PIT_CVAL_REG(PIT,3)
mbed_official 146:f64d43ff0c18 9901 #define PIT_TCTRL3 PIT_TCTRL_REG(PIT,3)
mbed_official 146:f64d43ff0c18 9902 #define PIT_TFLG3 PIT_TFLG_REG(PIT,3)
mbed_official 146:f64d43ff0c18 9903
mbed_official 146:f64d43ff0c18 9904 /* PIT - Register array accessors */
mbed_official 146:f64d43ff0c18 9905 #define PIT_LDVAL(index) PIT_LDVAL_REG(PIT,index)
mbed_official 146:f64d43ff0c18 9906 #define PIT_CVAL(index) PIT_CVAL_REG(PIT,index)
mbed_official 146:f64d43ff0c18 9907 #define PIT_TCTRL(index) PIT_TCTRL_REG(PIT,index)
mbed_official 146:f64d43ff0c18 9908 #define PIT_TFLG(index) PIT_TFLG_REG(PIT,index)
mbed_official 146:f64d43ff0c18 9909
mbed_official 146:f64d43ff0c18 9910 /*!
mbed_official 146:f64d43ff0c18 9911 * @}
mbed_official 146:f64d43ff0c18 9912 */ /* end of group PIT_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9913
mbed_official 146:f64d43ff0c18 9914
mbed_official 146:f64d43ff0c18 9915 /*!
mbed_official 146:f64d43ff0c18 9916 * @}
mbed_official 146:f64d43ff0c18 9917 */ /* end of group PIT_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 9918
mbed_official 146:f64d43ff0c18 9919
mbed_official 146:f64d43ff0c18 9920 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9921 -- PMC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9922 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9923
mbed_official 146:f64d43ff0c18 9924 /*!
mbed_official 146:f64d43ff0c18 9925 * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 9926 * @{
mbed_official 146:f64d43ff0c18 9927 */
mbed_official 146:f64d43ff0c18 9928
mbed_official 146:f64d43ff0c18 9929 /** PMC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 9930 typedef struct {
mbed_official 146:f64d43ff0c18 9931 __IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 9932 __IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
mbed_official 146:f64d43ff0c18 9933 __IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
mbed_official 146:f64d43ff0c18 9934 } PMC_Type, *PMC_MemMapPtr;
mbed_official 146:f64d43ff0c18 9935
mbed_official 146:f64d43ff0c18 9936 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9937 -- PMC - Register accessor macros
mbed_official 146:f64d43ff0c18 9938 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9939
mbed_official 146:f64d43ff0c18 9940 /*!
mbed_official 146:f64d43ff0c18 9941 * @addtogroup PMC_Register_Accessor_Macros PMC - Register accessor macros
mbed_official 146:f64d43ff0c18 9942 * @{
mbed_official 146:f64d43ff0c18 9943 */
mbed_official 146:f64d43ff0c18 9944
mbed_official 146:f64d43ff0c18 9945
mbed_official 146:f64d43ff0c18 9946 /* PMC - Register accessors */
mbed_official 146:f64d43ff0c18 9947 #define PMC_LVDSC1_REG(base) ((base)->LVDSC1)
mbed_official 146:f64d43ff0c18 9948 #define PMC_LVDSC2_REG(base) ((base)->LVDSC2)
mbed_official 146:f64d43ff0c18 9949 #define PMC_REGSC_REG(base) ((base)->REGSC)
mbed_official 146:f64d43ff0c18 9950
mbed_official 146:f64d43ff0c18 9951 /*!
mbed_official 146:f64d43ff0c18 9952 * @}
mbed_official 146:f64d43ff0c18 9953 */ /* end of group PMC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 9954
mbed_official 146:f64d43ff0c18 9955
mbed_official 146:f64d43ff0c18 9956 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 9957 -- PMC Register Masks
mbed_official 146:f64d43ff0c18 9958 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 9959
mbed_official 146:f64d43ff0c18 9960 /*!
mbed_official 146:f64d43ff0c18 9961 * @addtogroup PMC_Register_Masks PMC Register Masks
mbed_official 146:f64d43ff0c18 9962 * @{
mbed_official 146:f64d43ff0c18 9963 */
mbed_official 146:f64d43ff0c18 9964
mbed_official 146:f64d43ff0c18 9965 /* LVDSC1 Bit Fields */
mbed_official 146:f64d43ff0c18 9966 #define PMC_LVDSC1_LVDV_MASK 0x3u
mbed_official 146:f64d43ff0c18 9967 #define PMC_LVDSC1_LVDV_SHIFT 0
mbed_official 146:f64d43ff0c18 9968 #define PMC_LVDSC1_LVDV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC1_LVDV_SHIFT))&PMC_LVDSC1_LVDV_MASK)
mbed_official 146:f64d43ff0c18 9969 #define PMC_LVDSC1_LVDRE_MASK 0x10u
mbed_official 146:f64d43ff0c18 9970 #define PMC_LVDSC1_LVDRE_SHIFT 4
mbed_official 146:f64d43ff0c18 9971 #define PMC_LVDSC1_LVDIE_MASK 0x20u
mbed_official 146:f64d43ff0c18 9972 #define PMC_LVDSC1_LVDIE_SHIFT 5
mbed_official 146:f64d43ff0c18 9973 #define PMC_LVDSC1_LVDACK_MASK 0x40u
mbed_official 146:f64d43ff0c18 9974 #define PMC_LVDSC1_LVDACK_SHIFT 6
mbed_official 146:f64d43ff0c18 9975 #define PMC_LVDSC1_LVDF_MASK 0x80u
mbed_official 146:f64d43ff0c18 9976 #define PMC_LVDSC1_LVDF_SHIFT 7
mbed_official 146:f64d43ff0c18 9977 /* LVDSC2 Bit Fields */
mbed_official 146:f64d43ff0c18 9978 #define PMC_LVDSC2_LVWV_MASK 0x3u
mbed_official 146:f64d43ff0c18 9979 #define PMC_LVDSC2_LVWV_SHIFT 0
mbed_official 146:f64d43ff0c18 9980 #define PMC_LVDSC2_LVWV(x) (((uint8_t)(((uint8_t)(x))<<PMC_LVDSC2_LVWV_SHIFT))&PMC_LVDSC2_LVWV_MASK)
mbed_official 146:f64d43ff0c18 9981 #define PMC_LVDSC2_LVWIE_MASK 0x20u
mbed_official 146:f64d43ff0c18 9982 #define PMC_LVDSC2_LVWIE_SHIFT 5
mbed_official 146:f64d43ff0c18 9983 #define PMC_LVDSC2_LVWACK_MASK 0x40u
mbed_official 146:f64d43ff0c18 9984 #define PMC_LVDSC2_LVWACK_SHIFT 6
mbed_official 146:f64d43ff0c18 9985 #define PMC_LVDSC2_LVWF_MASK 0x80u
mbed_official 146:f64d43ff0c18 9986 #define PMC_LVDSC2_LVWF_SHIFT 7
mbed_official 146:f64d43ff0c18 9987 /* REGSC Bit Fields */
mbed_official 146:f64d43ff0c18 9988 #define PMC_REGSC_BGBE_MASK 0x1u
mbed_official 146:f64d43ff0c18 9989 #define PMC_REGSC_BGBE_SHIFT 0
mbed_official 146:f64d43ff0c18 9990 #define PMC_REGSC_REGONS_MASK 0x4u
mbed_official 146:f64d43ff0c18 9991 #define PMC_REGSC_REGONS_SHIFT 2
mbed_official 146:f64d43ff0c18 9992 #define PMC_REGSC_ACKISO_MASK 0x8u
mbed_official 146:f64d43ff0c18 9993 #define PMC_REGSC_ACKISO_SHIFT 3
mbed_official 146:f64d43ff0c18 9994 #define PMC_REGSC_BGEN_MASK 0x10u
mbed_official 146:f64d43ff0c18 9995 #define PMC_REGSC_BGEN_SHIFT 4
mbed_official 146:f64d43ff0c18 9996
mbed_official 146:f64d43ff0c18 9997 /*!
mbed_official 146:f64d43ff0c18 9998 * @}
mbed_official 146:f64d43ff0c18 9999 */ /* end of group PMC_Register_Masks */
mbed_official 146:f64d43ff0c18 10000
mbed_official 146:f64d43ff0c18 10001
mbed_official 146:f64d43ff0c18 10002 /* PMC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 10003 /** Peripheral PMC base address */
mbed_official 146:f64d43ff0c18 10004 #define PMC_BASE (0x4007D000u)
mbed_official 146:f64d43ff0c18 10005 /** Peripheral PMC base pointer */
mbed_official 146:f64d43ff0c18 10006 #define PMC ((PMC_Type *)PMC_BASE)
mbed_official 146:f64d43ff0c18 10007 #define PMC_BASE_PTR (PMC)
mbed_official 324:406fd2029f23 10008 /** Array initializer of PMC peripheral base addresses */
mbed_official 324:406fd2029f23 10009 #define PMC_BASE_ADDRS { PMC_BASE }
mbed_official 146:f64d43ff0c18 10010 /** Array initializer of PMC peripheral base pointers */
mbed_official 324:406fd2029f23 10011 #define PMC_BASE_PTRS { PMC }
mbed_official 324:406fd2029f23 10012 /** Interrupt vectors for the PMC peripheral type */
mbed_official 324:406fd2029f23 10013 #define PMC_IRQS { LVD_LVW_IRQn }
mbed_official 146:f64d43ff0c18 10014
mbed_official 146:f64d43ff0c18 10015 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10016 -- PMC - Register accessor macros
mbed_official 146:f64d43ff0c18 10017 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10018
mbed_official 146:f64d43ff0c18 10019 /*!
mbed_official 146:f64d43ff0c18 10020 * @addtogroup PMC_Register_Accessor_Macros PMC - Register accessor macros
mbed_official 146:f64d43ff0c18 10021 * @{
mbed_official 146:f64d43ff0c18 10022 */
mbed_official 146:f64d43ff0c18 10023
mbed_official 146:f64d43ff0c18 10024
mbed_official 146:f64d43ff0c18 10025 /* PMC - Register instance definitions */
mbed_official 146:f64d43ff0c18 10026 /* PMC */
mbed_official 146:f64d43ff0c18 10027 #define PMC_LVDSC1 PMC_LVDSC1_REG(PMC)
mbed_official 146:f64d43ff0c18 10028 #define PMC_LVDSC2 PMC_LVDSC2_REG(PMC)
mbed_official 146:f64d43ff0c18 10029 #define PMC_REGSC PMC_REGSC_REG(PMC)
mbed_official 146:f64d43ff0c18 10030
mbed_official 146:f64d43ff0c18 10031 /*!
mbed_official 146:f64d43ff0c18 10032 * @}
mbed_official 146:f64d43ff0c18 10033 */ /* end of group PMC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10034
mbed_official 146:f64d43ff0c18 10035
mbed_official 146:f64d43ff0c18 10036 /*!
mbed_official 146:f64d43ff0c18 10037 * @}
mbed_official 146:f64d43ff0c18 10038 */ /* end of group PMC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 10039
mbed_official 146:f64d43ff0c18 10040
mbed_official 146:f64d43ff0c18 10041 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10042 -- PORT Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10043 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10044
mbed_official 146:f64d43ff0c18 10045 /*!
mbed_official 146:f64d43ff0c18 10046 * @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10047 * @{
mbed_official 146:f64d43ff0c18 10048 */
mbed_official 146:f64d43ff0c18 10049
mbed_official 146:f64d43ff0c18 10050 /** PORT - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 10051 typedef struct {
mbed_official 146:f64d43ff0c18 10052 __IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 10053 __O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
mbed_official 146:f64d43ff0c18 10054 __O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
mbed_official 146:f64d43ff0c18 10055 uint8_t RESERVED_0[24];
mbed_official 146:f64d43ff0c18 10056 __IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
mbed_official 146:f64d43ff0c18 10057 uint8_t RESERVED_1[28];
mbed_official 146:f64d43ff0c18 10058 __IO uint32_t DFER; /**< Digital Filter Enable Register, offset: 0xC0 */
mbed_official 146:f64d43ff0c18 10059 __IO uint32_t DFCR; /**< Digital Filter Clock Register, offset: 0xC4 */
mbed_official 146:f64d43ff0c18 10060 __IO uint32_t DFWR; /**< Digital Filter Width Register, offset: 0xC8 */
mbed_official 146:f64d43ff0c18 10061 } PORT_Type, *PORT_MemMapPtr;
mbed_official 146:f64d43ff0c18 10062
mbed_official 146:f64d43ff0c18 10063 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10064 -- PORT - Register accessor macros
mbed_official 146:f64d43ff0c18 10065 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10066
mbed_official 146:f64d43ff0c18 10067 /*!
mbed_official 146:f64d43ff0c18 10068 * @addtogroup PORT_Register_Accessor_Macros PORT - Register accessor macros
mbed_official 146:f64d43ff0c18 10069 * @{
mbed_official 146:f64d43ff0c18 10070 */
mbed_official 146:f64d43ff0c18 10071
mbed_official 146:f64d43ff0c18 10072
mbed_official 146:f64d43ff0c18 10073 /* PORT - Register accessors */
mbed_official 146:f64d43ff0c18 10074 #define PORT_PCR_REG(base,index) ((base)->PCR[index])
mbed_official 146:f64d43ff0c18 10075 #define PORT_GPCLR_REG(base) ((base)->GPCLR)
mbed_official 146:f64d43ff0c18 10076 #define PORT_GPCHR_REG(base) ((base)->GPCHR)
mbed_official 146:f64d43ff0c18 10077 #define PORT_ISFR_REG(base) ((base)->ISFR)
mbed_official 146:f64d43ff0c18 10078 #define PORT_DFER_REG(base) ((base)->DFER)
mbed_official 146:f64d43ff0c18 10079 #define PORT_DFCR_REG(base) ((base)->DFCR)
mbed_official 146:f64d43ff0c18 10080 #define PORT_DFWR_REG(base) ((base)->DFWR)
mbed_official 146:f64d43ff0c18 10081
mbed_official 146:f64d43ff0c18 10082 /*!
mbed_official 146:f64d43ff0c18 10083 * @}
mbed_official 146:f64d43ff0c18 10084 */ /* end of group PORT_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10085
mbed_official 146:f64d43ff0c18 10086
mbed_official 146:f64d43ff0c18 10087 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10088 -- PORT Register Masks
mbed_official 146:f64d43ff0c18 10089 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10090
mbed_official 146:f64d43ff0c18 10091 /*!
mbed_official 146:f64d43ff0c18 10092 * @addtogroup PORT_Register_Masks PORT Register Masks
mbed_official 146:f64d43ff0c18 10093 * @{
mbed_official 146:f64d43ff0c18 10094 */
mbed_official 146:f64d43ff0c18 10095
mbed_official 146:f64d43ff0c18 10096 /* PCR Bit Fields */
mbed_official 146:f64d43ff0c18 10097 #define PORT_PCR_PS_MASK 0x1u
mbed_official 146:f64d43ff0c18 10098 #define PORT_PCR_PS_SHIFT 0
mbed_official 146:f64d43ff0c18 10099 #define PORT_PCR_PE_MASK 0x2u
mbed_official 146:f64d43ff0c18 10100 #define PORT_PCR_PE_SHIFT 1
mbed_official 146:f64d43ff0c18 10101 #define PORT_PCR_SRE_MASK 0x4u
mbed_official 146:f64d43ff0c18 10102 #define PORT_PCR_SRE_SHIFT 2
mbed_official 146:f64d43ff0c18 10103 #define PORT_PCR_PFE_MASK 0x10u
mbed_official 146:f64d43ff0c18 10104 #define PORT_PCR_PFE_SHIFT 4
mbed_official 146:f64d43ff0c18 10105 #define PORT_PCR_ODE_MASK 0x20u
mbed_official 146:f64d43ff0c18 10106 #define PORT_PCR_ODE_SHIFT 5
mbed_official 146:f64d43ff0c18 10107 #define PORT_PCR_DSE_MASK 0x40u
mbed_official 146:f64d43ff0c18 10108 #define PORT_PCR_DSE_SHIFT 6
mbed_official 146:f64d43ff0c18 10109 #define PORT_PCR_MUX_MASK 0x700u
mbed_official 146:f64d43ff0c18 10110 #define PORT_PCR_MUX_SHIFT 8
mbed_official 146:f64d43ff0c18 10111 #define PORT_PCR_MUX(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_MUX_SHIFT))&PORT_PCR_MUX_MASK)
mbed_official 146:f64d43ff0c18 10112 #define PORT_PCR_LK_MASK 0x8000u
mbed_official 146:f64d43ff0c18 10113 #define PORT_PCR_LK_SHIFT 15
mbed_official 146:f64d43ff0c18 10114 #define PORT_PCR_IRQC_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 10115 #define PORT_PCR_IRQC_SHIFT 16
mbed_official 146:f64d43ff0c18 10116 #define PORT_PCR_IRQC(x) (((uint32_t)(((uint32_t)(x))<<PORT_PCR_IRQC_SHIFT))&PORT_PCR_IRQC_MASK)
mbed_official 146:f64d43ff0c18 10117 #define PORT_PCR_ISF_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 10118 #define PORT_PCR_ISF_SHIFT 24
mbed_official 146:f64d43ff0c18 10119 /* GPCLR Bit Fields */
mbed_official 146:f64d43ff0c18 10120 #define PORT_GPCLR_GPWD_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 10121 #define PORT_GPCLR_GPWD_SHIFT 0
mbed_official 146:f64d43ff0c18 10122 #define PORT_GPCLR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWD_SHIFT))&PORT_GPCLR_GPWD_MASK)
mbed_official 146:f64d43ff0c18 10123 #define PORT_GPCLR_GPWE_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 10124 #define PORT_GPCLR_GPWE_SHIFT 16
mbed_official 146:f64d43ff0c18 10125 #define PORT_GPCLR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCLR_GPWE_SHIFT))&PORT_GPCLR_GPWE_MASK)
mbed_official 146:f64d43ff0c18 10126 /* GPCHR Bit Fields */
mbed_official 146:f64d43ff0c18 10127 #define PORT_GPCHR_GPWD_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 10128 #define PORT_GPCHR_GPWD_SHIFT 0
mbed_official 146:f64d43ff0c18 10129 #define PORT_GPCHR_GPWD(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWD_SHIFT))&PORT_GPCHR_GPWD_MASK)
mbed_official 146:f64d43ff0c18 10130 #define PORT_GPCHR_GPWE_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 10131 #define PORT_GPCHR_GPWE_SHIFT 16
mbed_official 146:f64d43ff0c18 10132 #define PORT_GPCHR_GPWE(x) (((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWE_SHIFT))&PORT_GPCHR_GPWE_MASK)
mbed_official 146:f64d43ff0c18 10133 /* ISFR Bit Fields */
mbed_official 146:f64d43ff0c18 10134 #define PORT_ISFR_ISF_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 10135 #define PORT_ISFR_ISF_SHIFT 0
mbed_official 146:f64d43ff0c18 10136 #define PORT_ISFR_ISF(x) (((uint32_t)(((uint32_t)(x))<<PORT_ISFR_ISF_SHIFT))&PORT_ISFR_ISF_MASK)
mbed_official 146:f64d43ff0c18 10137 /* DFER Bit Fields */
mbed_official 146:f64d43ff0c18 10138 #define PORT_DFER_DFE_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 10139 #define PORT_DFER_DFE_SHIFT 0
mbed_official 146:f64d43ff0c18 10140 #define PORT_DFER_DFE(x) (((uint32_t)(((uint32_t)(x))<<PORT_DFER_DFE_SHIFT))&PORT_DFER_DFE_MASK)
mbed_official 146:f64d43ff0c18 10141 /* DFCR Bit Fields */
mbed_official 146:f64d43ff0c18 10142 #define PORT_DFCR_CS_MASK 0x1u
mbed_official 146:f64d43ff0c18 10143 #define PORT_DFCR_CS_SHIFT 0
mbed_official 146:f64d43ff0c18 10144 /* DFWR Bit Fields */
mbed_official 146:f64d43ff0c18 10145 #define PORT_DFWR_FILT_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 10146 #define PORT_DFWR_FILT_SHIFT 0
mbed_official 146:f64d43ff0c18 10147 #define PORT_DFWR_FILT(x) (((uint32_t)(((uint32_t)(x))<<PORT_DFWR_FILT_SHIFT))&PORT_DFWR_FILT_MASK)
mbed_official 146:f64d43ff0c18 10148
mbed_official 146:f64d43ff0c18 10149 /*!
mbed_official 146:f64d43ff0c18 10150 * @}
mbed_official 146:f64d43ff0c18 10151 */ /* end of group PORT_Register_Masks */
mbed_official 146:f64d43ff0c18 10152
mbed_official 146:f64d43ff0c18 10153
mbed_official 146:f64d43ff0c18 10154 /* PORT - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 10155 /** Peripheral PORTA base address */
mbed_official 146:f64d43ff0c18 10156 #define PORTA_BASE (0x40049000u)
mbed_official 146:f64d43ff0c18 10157 /** Peripheral PORTA base pointer */
mbed_official 146:f64d43ff0c18 10158 #define PORTA ((PORT_Type *)PORTA_BASE)
mbed_official 146:f64d43ff0c18 10159 #define PORTA_BASE_PTR (PORTA)
mbed_official 146:f64d43ff0c18 10160 /** Peripheral PORTB base address */
mbed_official 146:f64d43ff0c18 10161 #define PORTB_BASE (0x4004A000u)
mbed_official 146:f64d43ff0c18 10162 /** Peripheral PORTB base pointer */
mbed_official 146:f64d43ff0c18 10163 #define PORTB ((PORT_Type *)PORTB_BASE)
mbed_official 146:f64d43ff0c18 10164 #define PORTB_BASE_PTR (PORTB)
mbed_official 146:f64d43ff0c18 10165 /** Peripheral PORTC base address */
mbed_official 146:f64d43ff0c18 10166 #define PORTC_BASE (0x4004B000u)
mbed_official 146:f64d43ff0c18 10167 /** Peripheral PORTC base pointer */
mbed_official 146:f64d43ff0c18 10168 #define PORTC ((PORT_Type *)PORTC_BASE)
mbed_official 146:f64d43ff0c18 10169 #define PORTC_BASE_PTR (PORTC)
mbed_official 146:f64d43ff0c18 10170 /** Peripheral PORTD base address */
mbed_official 146:f64d43ff0c18 10171 #define PORTD_BASE (0x4004C000u)
mbed_official 146:f64d43ff0c18 10172 /** Peripheral PORTD base pointer */
mbed_official 146:f64d43ff0c18 10173 #define PORTD ((PORT_Type *)PORTD_BASE)
mbed_official 146:f64d43ff0c18 10174 #define PORTD_BASE_PTR (PORTD)
mbed_official 146:f64d43ff0c18 10175 /** Peripheral PORTE base address */
mbed_official 146:f64d43ff0c18 10176 #define PORTE_BASE (0x4004D000u)
mbed_official 146:f64d43ff0c18 10177 /** Peripheral PORTE base pointer */
mbed_official 146:f64d43ff0c18 10178 #define PORTE ((PORT_Type *)PORTE_BASE)
mbed_official 146:f64d43ff0c18 10179 #define PORTE_BASE_PTR (PORTE)
mbed_official 324:406fd2029f23 10180 /** Array initializer of PORT peripheral base addresses */
mbed_official 324:406fd2029f23 10181 #define PORT_BASE_ADDRS { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }
mbed_official 146:f64d43ff0c18 10182 /** Array initializer of PORT peripheral base pointers */
mbed_official 324:406fd2029f23 10183 #define PORT_BASE_PTRS { PORTA, PORTB, PORTC, PORTD, PORTE }
mbed_official 324:406fd2029f23 10184 /** Interrupt vectors for the PORT peripheral type */
mbed_official 324:406fd2029f23 10185 #define PORT_IRQS { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }
mbed_official 146:f64d43ff0c18 10186
mbed_official 146:f64d43ff0c18 10187 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10188 -- PORT - Register accessor macros
mbed_official 146:f64d43ff0c18 10189 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10190
mbed_official 146:f64d43ff0c18 10191 /*!
mbed_official 146:f64d43ff0c18 10192 * @addtogroup PORT_Register_Accessor_Macros PORT - Register accessor macros
mbed_official 146:f64d43ff0c18 10193 * @{
mbed_official 146:f64d43ff0c18 10194 */
mbed_official 146:f64d43ff0c18 10195
mbed_official 146:f64d43ff0c18 10196
mbed_official 146:f64d43ff0c18 10197 /* PORT - Register instance definitions */
mbed_official 146:f64d43ff0c18 10198 /* PORTA */
mbed_official 146:f64d43ff0c18 10199 #define PORTA_PCR0 PORT_PCR_REG(PORTA,0)
mbed_official 146:f64d43ff0c18 10200 #define PORTA_PCR1 PORT_PCR_REG(PORTA,1)
mbed_official 146:f64d43ff0c18 10201 #define PORTA_PCR2 PORT_PCR_REG(PORTA,2)
mbed_official 146:f64d43ff0c18 10202 #define PORTA_PCR3 PORT_PCR_REG(PORTA,3)
mbed_official 146:f64d43ff0c18 10203 #define PORTA_PCR4 PORT_PCR_REG(PORTA,4)
mbed_official 146:f64d43ff0c18 10204 #define PORTA_PCR5 PORT_PCR_REG(PORTA,5)
mbed_official 146:f64d43ff0c18 10205 #define PORTA_PCR6 PORT_PCR_REG(PORTA,6)
mbed_official 146:f64d43ff0c18 10206 #define PORTA_PCR7 PORT_PCR_REG(PORTA,7)
mbed_official 146:f64d43ff0c18 10207 #define PORTA_PCR8 PORT_PCR_REG(PORTA,8)
mbed_official 146:f64d43ff0c18 10208 #define PORTA_PCR9 PORT_PCR_REG(PORTA,9)
mbed_official 146:f64d43ff0c18 10209 #define PORTA_PCR10 PORT_PCR_REG(PORTA,10)
mbed_official 146:f64d43ff0c18 10210 #define PORTA_PCR11 PORT_PCR_REG(PORTA,11)
mbed_official 146:f64d43ff0c18 10211 #define PORTA_PCR12 PORT_PCR_REG(PORTA,12)
mbed_official 146:f64d43ff0c18 10212 #define PORTA_PCR13 PORT_PCR_REG(PORTA,13)
mbed_official 146:f64d43ff0c18 10213 #define PORTA_PCR14 PORT_PCR_REG(PORTA,14)
mbed_official 146:f64d43ff0c18 10214 #define PORTA_PCR15 PORT_PCR_REG(PORTA,15)
mbed_official 146:f64d43ff0c18 10215 #define PORTA_PCR16 PORT_PCR_REG(PORTA,16)
mbed_official 146:f64d43ff0c18 10216 #define PORTA_PCR17 PORT_PCR_REG(PORTA,17)
mbed_official 146:f64d43ff0c18 10217 #define PORTA_PCR18 PORT_PCR_REG(PORTA,18)
mbed_official 146:f64d43ff0c18 10218 #define PORTA_PCR19 PORT_PCR_REG(PORTA,19)
mbed_official 146:f64d43ff0c18 10219 #define PORTA_PCR20 PORT_PCR_REG(PORTA,20)
mbed_official 146:f64d43ff0c18 10220 #define PORTA_PCR21 PORT_PCR_REG(PORTA,21)
mbed_official 146:f64d43ff0c18 10221 #define PORTA_PCR22 PORT_PCR_REG(PORTA,22)
mbed_official 146:f64d43ff0c18 10222 #define PORTA_PCR23 PORT_PCR_REG(PORTA,23)
mbed_official 146:f64d43ff0c18 10223 #define PORTA_PCR24 PORT_PCR_REG(PORTA,24)
mbed_official 146:f64d43ff0c18 10224 #define PORTA_PCR25 PORT_PCR_REG(PORTA,25)
mbed_official 146:f64d43ff0c18 10225 #define PORTA_PCR26 PORT_PCR_REG(PORTA,26)
mbed_official 146:f64d43ff0c18 10226 #define PORTA_PCR27 PORT_PCR_REG(PORTA,27)
mbed_official 146:f64d43ff0c18 10227 #define PORTA_PCR28 PORT_PCR_REG(PORTA,28)
mbed_official 146:f64d43ff0c18 10228 #define PORTA_PCR29 PORT_PCR_REG(PORTA,29)
mbed_official 146:f64d43ff0c18 10229 #define PORTA_PCR30 PORT_PCR_REG(PORTA,30)
mbed_official 146:f64d43ff0c18 10230 #define PORTA_PCR31 PORT_PCR_REG(PORTA,31)
mbed_official 146:f64d43ff0c18 10231 #define PORTA_GPCLR PORT_GPCLR_REG(PORTA)
mbed_official 146:f64d43ff0c18 10232 #define PORTA_GPCHR PORT_GPCHR_REG(PORTA)
mbed_official 146:f64d43ff0c18 10233 #define PORTA_ISFR PORT_ISFR_REG(PORTA)
mbed_official 146:f64d43ff0c18 10234 /* PORTB */
mbed_official 146:f64d43ff0c18 10235 #define PORTB_PCR0 PORT_PCR_REG(PORTB,0)
mbed_official 146:f64d43ff0c18 10236 #define PORTB_PCR1 PORT_PCR_REG(PORTB,1)
mbed_official 146:f64d43ff0c18 10237 #define PORTB_PCR2 PORT_PCR_REG(PORTB,2)
mbed_official 146:f64d43ff0c18 10238 #define PORTB_PCR3 PORT_PCR_REG(PORTB,3)
mbed_official 146:f64d43ff0c18 10239 #define PORTB_PCR4 PORT_PCR_REG(PORTB,4)
mbed_official 146:f64d43ff0c18 10240 #define PORTB_PCR5 PORT_PCR_REG(PORTB,5)
mbed_official 146:f64d43ff0c18 10241 #define PORTB_PCR6 PORT_PCR_REG(PORTB,6)
mbed_official 146:f64d43ff0c18 10242 #define PORTB_PCR7 PORT_PCR_REG(PORTB,7)
mbed_official 146:f64d43ff0c18 10243 #define PORTB_PCR8 PORT_PCR_REG(PORTB,8)
mbed_official 146:f64d43ff0c18 10244 #define PORTB_PCR9 PORT_PCR_REG(PORTB,9)
mbed_official 146:f64d43ff0c18 10245 #define PORTB_PCR10 PORT_PCR_REG(PORTB,10)
mbed_official 146:f64d43ff0c18 10246 #define PORTB_PCR11 PORT_PCR_REG(PORTB,11)
mbed_official 146:f64d43ff0c18 10247 #define PORTB_PCR12 PORT_PCR_REG(PORTB,12)
mbed_official 146:f64d43ff0c18 10248 #define PORTB_PCR13 PORT_PCR_REG(PORTB,13)
mbed_official 146:f64d43ff0c18 10249 #define PORTB_PCR14 PORT_PCR_REG(PORTB,14)
mbed_official 146:f64d43ff0c18 10250 #define PORTB_PCR15 PORT_PCR_REG(PORTB,15)
mbed_official 146:f64d43ff0c18 10251 #define PORTB_PCR16 PORT_PCR_REG(PORTB,16)
mbed_official 146:f64d43ff0c18 10252 #define PORTB_PCR17 PORT_PCR_REG(PORTB,17)
mbed_official 146:f64d43ff0c18 10253 #define PORTB_PCR18 PORT_PCR_REG(PORTB,18)
mbed_official 146:f64d43ff0c18 10254 #define PORTB_PCR19 PORT_PCR_REG(PORTB,19)
mbed_official 146:f64d43ff0c18 10255 #define PORTB_PCR20 PORT_PCR_REG(PORTB,20)
mbed_official 146:f64d43ff0c18 10256 #define PORTB_PCR21 PORT_PCR_REG(PORTB,21)
mbed_official 146:f64d43ff0c18 10257 #define PORTB_PCR22 PORT_PCR_REG(PORTB,22)
mbed_official 146:f64d43ff0c18 10258 #define PORTB_PCR23 PORT_PCR_REG(PORTB,23)
mbed_official 146:f64d43ff0c18 10259 #define PORTB_PCR24 PORT_PCR_REG(PORTB,24)
mbed_official 146:f64d43ff0c18 10260 #define PORTB_PCR25 PORT_PCR_REG(PORTB,25)
mbed_official 146:f64d43ff0c18 10261 #define PORTB_PCR26 PORT_PCR_REG(PORTB,26)
mbed_official 146:f64d43ff0c18 10262 #define PORTB_PCR27 PORT_PCR_REG(PORTB,27)
mbed_official 146:f64d43ff0c18 10263 #define PORTB_PCR28 PORT_PCR_REG(PORTB,28)
mbed_official 146:f64d43ff0c18 10264 #define PORTB_PCR29 PORT_PCR_REG(PORTB,29)
mbed_official 146:f64d43ff0c18 10265 #define PORTB_PCR30 PORT_PCR_REG(PORTB,30)
mbed_official 146:f64d43ff0c18 10266 #define PORTB_PCR31 PORT_PCR_REG(PORTB,31)
mbed_official 146:f64d43ff0c18 10267 #define PORTB_GPCLR PORT_GPCLR_REG(PORTB)
mbed_official 146:f64d43ff0c18 10268 #define PORTB_GPCHR PORT_GPCHR_REG(PORTB)
mbed_official 146:f64d43ff0c18 10269 #define PORTB_ISFR PORT_ISFR_REG(PORTB)
mbed_official 146:f64d43ff0c18 10270 /* PORTC */
mbed_official 146:f64d43ff0c18 10271 #define PORTC_PCR0 PORT_PCR_REG(PORTC,0)
mbed_official 146:f64d43ff0c18 10272 #define PORTC_PCR1 PORT_PCR_REG(PORTC,1)
mbed_official 146:f64d43ff0c18 10273 #define PORTC_PCR2 PORT_PCR_REG(PORTC,2)
mbed_official 146:f64d43ff0c18 10274 #define PORTC_PCR3 PORT_PCR_REG(PORTC,3)
mbed_official 146:f64d43ff0c18 10275 #define PORTC_PCR4 PORT_PCR_REG(PORTC,4)
mbed_official 146:f64d43ff0c18 10276 #define PORTC_PCR5 PORT_PCR_REG(PORTC,5)
mbed_official 146:f64d43ff0c18 10277 #define PORTC_PCR6 PORT_PCR_REG(PORTC,6)
mbed_official 146:f64d43ff0c18 10278 #define PORTC_PCR7 PORT_PCR_REG(PORTC,7)
mbed_official 146:f64d43ff0c18 10279 #define PORTC_PCR8 PORT_PCR_REG(PORTC,8)
mbed_official 146:f64d43ff0c18 10280 #define PORTC_PCR9 PORT_PCR_REG(PORTC,9)
mbed_official 146:f64d43ff0c18 10281 #define PORTC_PCR10 PORT_PCR_REG(PORTC,10)
mbed_official 146:f64d43ff0c18 10282 #define PORTC_PCR11 PORT_PCR_REG(PORTC,11)
mbed_official 146:f64d43ff0c18 10283 #define PORTC_PCR12 PORT_PCR_REG(PORTC,12)
mbed_official 146:f64d43ff0c18 10284 #define PORTC_PCR13 PORT_PCR_REG(PORTC,13)
mbed_official 146:f64d43ff0c18 10285 #define PORTC_PCR14 PORT_PCR_REG(PORTC,14)
mbed_official 146:f64d43ff0c18 10286 #define PORTC_PCR15 PORT_PCR_REG(PORTC,15)
mbed_official 146:f64d43ff0c18 10287 #define PORTC_PCR16 PORT_PCR_REG(PORTC,16)
mbed_official 146:f64d43ff0c18 10288 #define PORTC_PCR17 PORT_PCR_REG(PORTC,17)
mbed_official 146:f64d43ff0c18 10289 #define PORTC_PCR18 PORT_PCR_REG(PORTC,18)
mbed_official 146:f64d43ff0c18 10290 #define PORTC_PCR19 PORT_PCR_REG(PORTC,19)
mbed_official 146:f64d43ff0c18 10291 #define PORTC_PCR20 PORT_PCR_REG(PORTC,20)
mbed_official 146:f64d43ff0c18 10292 #define PORTC_PCR21 PORT_PCR_REG(PORTC,21)
mbed_official 146:f64d43ff0c18 10293 #define PORTC_PCR22 PORT_PCR_REG(PORTC,22)
mbed_official 146:f64d43ff0c18 10294 #define PORTC_PCR23 PORT_PCR_REG(PORTC,23)
mbed_official 146:f64d43ff0c18 10295 #define PORTC_PCR24 PORT_PCR_REG(PORTC,24)
mbed_official 146:f64d43ff0c18 10296 #define PORTC_PCR25 PORT_PCR_REG(PORTC,25)
mbed_official 146:f64d43ff0c18 10297 #define PORTC_PCR26 PORT_PCR_REG(PORTC,26)
mbed_official 146:f64d43ff0c18 10298 #define PORTC_PCR27 PORT_PCR_REG(PORTC,27)
mbed_official 146:f64d43ff0c18 10299 #define PORTC_PCR28 PORT_PCR_REG(PORTC,28)
mbed_official 146:f64d43ff0c18 10300 #define PORTC_PCR29 PORT_PCR_REG(PORTC,29)
mbed_official 146:f64d43ff0c18 10301 #define PORTC_PCR30 PORT_PCR_REG(PORTC,30)
mbed_official 146:f64d43ff0c18 10302 #define PORTC_PCR31 PORT_PCR_REG(PORTC,31)
mbed_official 146:f64d43ff0c18 10303 #define PORTC_GPCLR PORT_GPCLR_REG(PORTC)
mbed_official 146:f64d43ff0c18 10304 #define PORTC_GPCHR PORT_GPCHR_REG(PORTC)
mbed_official 146:f64d43ff0c18 10305 #define PORTC_ISFR PORT_ISFR_REG(PORTC)
mbed_official 146:f64d43ff0c18 10306 /* PORTD */
mbed_official 146:f64d43ff0c18 10307 #define PORTD_PCR0 PORT_PCR_REG(PORTD,0)
mbed_official 146:f64d43ff0c18 10308 #define PORTD_PCR1 PORT_PCR_REG(PORTD,1)
mbed_official 146:f64d43ff0c18 10309 #define PORTD_PCR2 PORT_PCR_REG(PORTD,2)
mbed_official 146:f64d43ff0c18 10310 #define PORTD_PCR3 PORT_PCR_REG(PORTD,3)
mbed_official 146:f64d43ff0c18 10311 #define PORTD_PCR4 PORT_PCR_REG(PORTD,4)
mbed_official 146:f64d43ff0c18 10312 #define PORTD_PCR5 PORT_PCR_REG(PORTD,5)
mbed_official 146:f64d43ff0c18 10313 #define PORTD_PCR6 PORT_PCR_REG(PORTD,6)
mbed_official 146:f64d43ff0c18 10314 #define PORTD_PCR7 PORT_PCR_REG(PORTD,7)
mbed_official 146:f64d43ff0c18 10315 #define PORTD_PCR8 PORT_PCR_REG(PORTD,8)
mbed_official 146:f64d43ff0c18 10316 #define PORTD_PCR9 PORT_PCR_REG(PORTD,9)
mbed_official 146:f64d43ff0c18 10317 #define PORTD_PCR10 PORT_PCR_REG(PORTD,10)
mbed_official 146:f64d43ff0c18 10318 #define PORTD_PCR11 PORT_PCR_REG(PORTD,11)
mbed_official 146:f64d43ff0c18 10319 #define PORTD_PCR12 PORT_PCR_REG(PORTD,12)
mbed_official 146:f64d43ff0c18 10320 #define PORTD_PCR13 PORT_PCR_REG(PORTD,13)
mbed_official 146:f64d43ff0c18 10321 #define PORTD_PCR14 PORT_PCR_REG(PORTD,14)
mbed_official 146:f64d43ff0c18 10322 #define PORTD_PCR15 PORT_PCR_REG(PORTD,15)
mbed_official 146:f64d43ff0c18 10323 #define PORTD_PCR16 PORT_PCR_REG(PORTD,16)
mbed_official 146:f64d43ff0c18 10324 #define PORTD_PCR17 PORT_PCR_REG(PORTD,17)
mbed_official 146:f64d43ff0c18 10325 #define PORTD_PCR18 PORT_PCR_REG(PORTD,18)
mbed_official 146:f64d43ff0c18 10326 #define PORTD_PCR19 PORT_PCR_REG(PORTD,19)
mbed_official 146:f64d43ff0c18 10327 #define PORTD_PCR20 PORT_PCR_REG(PORTD,20)
mbed_official 146:f64d43ff0c18 10328 #define PORTD_PCR21 PORT_PCR_REG(PORTD,21)
mbed_official 146:f64d43ff0c18 10329 #define PORTD_PCR22 PORT_PCR_REG(PORTD,22)
mbed_official 146:f64d43ff0c18 10330 #define PORTD_PCR23 PORT_PCR_REG(PORTD,23)
mbed_official 146:f64d43ff0c18 10331 #define PORTD_PCR24 PORT_PCR_REG(PORTD,24)
mbed_official 146:f64d43ff0c18 10332 #define PORTD_PCR25 PORT_PCR_REG(PORTD,25)
mbed_official 146:f64d43ff0c18 10333 #define PORTD_PCR26 PORT_PCR_REG(PORTD,26)
mbed_official 146:f64d43ff0c18 10334 #define PORTD_PCR27 PORT_PCR_REG(PORTD,27)
mbed_official 146:f64d43ff0c18 10335 #define PORTD_PCR28 PORT_PCR_REG(PORTD,28)
mbed_official 146:f64d43ff0c18 10336 #define PORTD_PCR29 PORT_PCR_REG(PORTD,29)
mbed_official 146:f64d43ff0c18 10337 #define PORTD_PCR30 PORT_PCR_REG(PORTD,30)
mbed_official 146:f64d43ff0c18 10338 #define PORTD_PCR31 PORT_PCR_REG(PORTD,31)
mbed_official 146:f64d43ff0c18 10339 #define PORTD_GPCLR PORT_GPCLR_REG(PORTD)
mbed_official 146:f64d43ff0c18 10340 #define PORTD_GPCHR PORT_GPCHR_REG(PORTD)
mbed_official 146:f64d43ff0c18 10341 #define PORTD_ISFR PORT_ISFR_REG(PORTD)
mbed_official 146:f64d43ff0c18 10342 #define PORTD_DFER PORT_DFER_REG(PORTD)
mbed_official 146:f64d43ff0c18 10343 #define PORTD_DFCR PORT_DFCR_REG(PORTD)
mbed_official 146:f64d43ff0c18 10344 #define PORTD_DFWR PORT_DFWR_REG(PORTD)
mbed_official 146:f64d43ff0c18 10345 /* PORTE */
mbed_official 146:f64d43ff0c18 10346 #define PORTE_PCR0 PORT_PCR_REG(PORTE,0)
mbed_official 146:f64d43ff0c18 10347 #define PORTE_PCR1 PORT_PCR_REG(PORTE,1)
mbed_official 146:f64d43ff0c18 10348 #define PORTE_PCR2 PORT_PCR_REG(PORTE,2)
mbed_official 146:f64d43ff0c18 10349 #define PORTE_PCR3 PORT_PCR_REG(PORTE,3)
mbed_official 146:f64d43ff0c18 10350 #define PORTE_PCR4 PORT_PCR_REG(PORTE,4)
mbed_official 146:f64d43ff0c18 10351 #define PORTE_PCR5 PORT_PCR_REG(PORTE,5)
mbed_official 146:f64d43ff0c18 10352 #define PORTE_PCR6 PORT_PCR_REG(PORTE,6)
mbed_official 146:f64d43ff0c18 10353 #define PORTE_PCR7 PORT_PCR_REG(PORTE,7)
mbed_official 146:f64d43ff0c18 10354 #define PORTE_PCR8 PORT_PCR_REG(PORTE,8)
mbed_official 146:f64d43ff0c18 10355 #define PORTE_PCR9 PORT_PCR_REG(PORTE,9)
mbed_official 146:f64d43ff0c18 10356 #define PORTE_PCR10 PORT_PCR_REG(PORTE,10)
mbed_official 146:f64d43ff0c18 10357 #define PORTE_PCR11 PORT_PCR_REG(PORTE,11)
mbed_official 146:f64d43ff0c18 10358 #define PORTE_PCR12 PORT_PCR_REG(PORTE,12)
mbed_official 146:f64d43ff0c18 10359 #define PORTE_PCR13 PORT_PCR_REG(PORTE,13)
mbed_official 146:f64d43ff0c18 10360 #define PORTE_PCR14 PORT_PCR_REG(PORTE,14)
mbed_official 146:f64d43ff0c18 10361 #define PORTE_PCR15 PORT_PCR_REG(PORTE,15)
mbed_official 146:f64d43ff0c18 10362 #define PORTE_PCR16 PORT_PCR_REG(PORTE,16)
mbed_official 146:f64d43ff0c18 10363 #define PORTE_PCR17 PORT_PCR_REG(PORTE,17)
mbed_official 146:f64d43ff0c18 10364 #define PORTE_PCR18 PORT_PCR_REG(PORTE,18)
mbed_official 146:f64d43ff0c18 10365 #define PORTE_PCR19 PORT_PCR_REG(PORTE,19)
mbed_official 146:f64d43ff0c18 10366 #define PORTE_PCR20 PORT_PCR_REG(PORTE,20)
mbed_official 146:f64d43ff0c18 10367 #define PORTE_PCR21 PORT_PCR_REG(PORTE,21)
mbed_official 146:f64d43ff0c18 10368 #define PORTE_PCR22 PORT_PCR_REG(PORTE,22)
mbed_official 146:f64d43ff0c18 10369 #define PORTE_PCR23 PORT_PCR_REG(PORTE,23)
mbed_official 146:f64d43ff0c18 10370 #define PORTE_PCR24 PORT_PCR_REG(PORTE,24)
mbed_official 146:f64d43ff0c18 10371 #define PORTE_PCR25 PORT_PCR_REG(PORTE,25)
mbed_official 146:f64d43ff0c18 10372 #define PORTE_PCR26 PORT_PCR_REG(PORTE,26)
mbed_official 146:f64d43ff0c18 10373 #define PORTE_PCR27 PORT_PCR_REG(PORTE,27)
mbed_official 146:f64d43ff0c18 10374 #define PORTE_PCR28 PORT_PCR_REG(PORTE,28)
mbed_official 146:f64d43ff0c18 10375 #define PORTE_PCR29 PORT_PCR_REG(PORTE,29)
mbed_official 146:f64d43ff0c18 10376 #define PORTE_PCR30 PORT_PCR_REG(PORTE,30)
mbed_official 146:f64d43ff0c18 10377 #define PORTE_PCR31 PORT_PCR_REG(PORTE,31)
mbed_official 146:f64d43ff0c18 10378 #define PORTE_GPCLR PORT_GPCLR_REG(PORTE)
mbed_official 146:f64d43ff0c18 10379 #define PORTE_GPCHR PORT_GPCHR_REG(PORTE)
mbed_official 146:f64d43ff0c18 10380 #define PORTE_ISFR PORT_ISFR_REG(PORTE)
mbed_official 146:f64d43ff0c18 10381
mbed_official 146:f64d43ff0c18 10382 /* PORT - Register array accessors */
mbed_official 146:f64d43ff0c18 10383 #define PORTA_PCR(index) PORT_PCR_REG(PORTA,index)
mbed_official 146:f64d43ff0c18 10384 #define PORTB_PCR(index) PORT_PCR_REG(PORTB,index)
mbed_official 146:f64d43ff0c18 10385 #define PORTC_PCR(index) PORT_PCR_REG(PORTC,index)
mbed_official 146:f64d43ff0c18 10386 #define PORTD_PCR(index) PORT_PCR_REG(PORTD,index)
mbed_official 146:f64d43ff0c18 10387 #define PORTE_PCR(index) PORT_PCR_REG(PORTE,index)
mbed_official 146:f64d43ff0c18 10388
mbed_official 146:f64d43ff0c18 10389 /*!
mbed_official 146:f64d43ff0c18 10390 * @}
mbed_official 146:f64d43ff0c18 10391 */ /* end of group PORT_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10392
mbed_official 146:f64d43ff0c18 10393
mbed_official 146:f64d43ff0c18 10394 /*!
mbed_official 146:f64d43ff0c18 10395 * @}
mbed_official 146:f64d43ff0c18 10396 */ /* end of group PORT_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 10397
mbed_official 146:f64d43ff0c18 10398
mbed_official 146:f64d43ff0c18 10399 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10400 -- RCM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10401 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10402
mbed_official 146:f64d43ff0c18 10403 /*!
mbed_official 146:f64d43ff0c18 10404 * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10405 * @{
mbed_official 146:f64d43ff0c18 10406 */
mbed_official 146:f64d43ff0c18 10407
mbed_official 146:f64d43ff0c18 10408 /** RCM - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 10409 typedef struct {
mbed_official 146:f64d43ff0c18 10410 __I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
mbed_official 146:f64d43ff0c18 10411 __I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
mbed_official 146:f64d43ff0c18 10412 uint8_t RESERVED_0[2];
mbed_official 146:f64d43ff0c18 10413 __IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 10414 __IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
mbed_official 146:f64d43ff0c18 10415 uint8_t RESERVED_1[1];
mbed_official 146:f64d43ff0c18 10416 __I uint8_t MR; /**< Mode Register, offset: 0x7 */
mbed_official 146:f64d43ff0c18 10417 } RCM_Type, *RCM_MemMapPtr;
mbed_official 146:f64d43ff0c18 10418
mbed_official 146:f64d43ff0c18 10419 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10420 -- RCM - Register accessor macros
mbed_official 146:f64d43ff0c18 10421 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10422
mbed_official 146:f64d43ff0c18 10423 /*!
mbed_official 146:f64d43ff0c18 10424 * @addtogroup RCM_Register_Accessor_Macros RCM - Register accessor macros
mbed_official 146:f64d43ff0c18 10425 * @{
mbed_official 146:f64d43ff0c18 10426 */
mbed_official 146:f64d43ff0c18 10427
mbed_official 146:f64d43ff0c18 10428
mbed_official 146:f64d43ff0c18 10429 /* RCM - Register accessors */
mbed_official 146:f64d43ff0c18 10430 #define RCM_SRS0_REG(base) ((base)->SRS0)
mbed_official 146:f64d43ff0c18 10431 #define RCM_SRS1_REG(base) ((base)->SRS1)
mbed_official 146:f64d43ff0c18 10432 #define RCM_RPFC_REG(base) ((base)->RPFC)
mbed_official 146:f64d43ff0c18 10433 #define RCM_RPFW_REG(base) ((base)->RPFW)
mbed_official 146:f64d43ff0c18 10434 #define RCM_MR_REG(base) ((base)->MR)
mbed_official 146:f64d43ff0c18 10435
mbed_official 146:f64d43ff0c18 10436 /*!
mbed_official 146:f64d43ff0c18 10437 * @}
mbed_official 146:f64d43ff0c18 10438 */ /* end of group RCM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10439
mbed_official 146:f64d43ff0c18 10440
mbed_official 146:f64d43ff0c18 10441 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10442 -- RCM Register Masks
mbed_official 146:f64d43ff0c18 10443 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10444
mbed_official 146:f64d43ff0c18 10445 /*!
mbed_official 146:f64d43ff0c18 10446 * @addtogroup RCM_Register_Masks RCM Register Masks
mbed_official 146:f64d43ff0c18 10447 * @{
mbed_official 146:f64d43ff0c18 10448 */
mbed_official 146:f64d43ff0c18 10449
mbed_official 146:f64d43ff0c18 10450 /* SRS0 Bit Fields */
mbed_official 146:f64d43ff0c18 10451 #define RCM_SRS0_WAKEUP_MASK 0x1u
mbed_official 146:f64d43ff0c18 10452 #define RCM_SRS0_WAKEUP_SHIFT 0
mbed_official 146:f64d43ff0c18 10453 #define RCM_SRS0_LVD_MASK 0x2u
mbed_official 146:f64d43ff0c18 10454 #define RCM_SRS0_LVD_SHIFT 1
mbed_official 146:f64d43ff0c18 10455 #define RCM_SRS0_LOC_MASK 0x4u
mbed_official 146:f64d43ff0c18 10456 #define RCM_SRS0_LOC_SHIFT 2
mbed_official 146:f64d43ff0c18 10457 #define RCM_SRS0_LOL_MASK 0x8u
mbed_official 146:f64d43ff0c18 10458 #define RCM_SRS0_LOL_SHIFT 3
mbed_official 146:f64d43ff0c18 10459 #define RCM_SRS0_WDOG_MASK 0x20u
mbed_official 146:f64d43ff0c18 10460 #define RCM_SRS0_WDOG_SHIFT 5
mbed_official 146:f64d43ff0c18 10461 #define RCM_SRS0_PIN_MASK 0x40u
mbed_official 146:f64d43ff0c18 10462 #define RCM_SRS0_PIN_SHIFT 6
mbed_official 146:f64d43ff0c18 10463 #define RCM_SRS0_POR_MASK 0x80u
mbed_official 146:f64d43ff0c18 10464 #define RCM_SRS0_POR_SHIFT 7
mbed_official 146:f64d43ff0c18 10465 /* SRS1 Bit Fields */
mbed_official 146:f64d43ff0c18 10466 #define RCM_SRS1_JTAG_MASK 0x1u
mbed_official 146:f64d43ff0c18 10467 #define RCM_SRS1_JTAG_SHIFT 0
mbed_official 146:f64d43ff0c18 10468 #define RCM_SRS1_LOCKUP_MASK 0x2u
mbed_official 146:f64d43ff0c18 10469 #define RCM_SRS1_LOCKUP_SHIFT 1
mbed_official 146:f64d43ff0c18 10470 #define RCM_SRS1_SW_MASK 0x4u
mbed_official 146:f64d43ff0c18 10471 #define RCM_SRS1_SW_SHIFT 2
mbed_official 146:f64d43ff0c18 10472 #define RCM_SRS1_MDM_AP_MASK 0x8u
mbed_official 146:f64d43ff0c18 10473 #define RCM_SRS1_MDM_AP_SHIFT 3
mbed_official 146:f64d43ff0c18 10474 #define RCM_SRS1_EZPT_MASK 0x10u
mbed_official 146:f64d43ff0c18 10475 #define RCM_SRS1_EZPT_SHIFT 4
mbed_official 146:f64d43ff0c18 10476 #define RCM_SRS1_SACKERR_MASK 0x20u
mbed_official 146:f64d43ff0c18 10477 #define RCM_SRS1_SACKERR_SHIFT 5
mbed_official 146:f64d43ff0c18 10478 /* RPFC Bit Fields */
mbed_official 146:f64d43ff0c18 10479 #define RCM_RPFC_RSTFLTSRW_MASK 0x3u
mbed_official 146:f64d43ff0c18 10480 #define RCM_RPFC_RSTFLTSRW_SHIFT 0
mbed_official 146:f64d43ff0c18 10481 #define RCM_RPFC_RSTFLTSRW(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFC_RSTFLTSRW_SHIFT))&RCM_RPFC_RSTFLTSRW_MASK)
mbed_official 146:f64d43ff0c18 10482 #define RCM_RPFC_RSTFLTSS_MASK 0x4u
mbed_official 146:f64d43ff0c18 10483 #define RCM_RPFC_RSTFLTSS_SHIFT 2
mbed_official 146:f64d43ff0c18 10484 /* RPFW Bit Fields */
mbed_official 146:f64d43ff0c18 10485 #define RCM_RPFW_RSTFLTSEL_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 10486 #define RCM_RPFW_RSTFLTSEL_SHIFT 0
mbed_official 146:f64d43ff0c18 10487 #define RCM_RPFW_RSTFLTSEL(x) (((uint8_t)(((uint8_t)(x))<<RCM_RPFW_RSTFLTSEL_SHIFT))&RCM_RPFW_RSTFLTSEL_MASK)
mbed_official 146:f64d43ff0c18 10488 /* MR Bit Fields */
mbed_official 146:f64d43ff0c18 10489 #define RCM_MR_EZP_MS_MASK 0x2u
mbed_official 146:f64d43ff0c18 10490 #define RCM_MR_EZP_MS_SHIFT 1
mbed_official 146:f64d43ff0c18 10491
mbed_official 146:f64d43ff0c18 10492 /*!
mbed_official 146:f64d43ff0c18 10493 * @}
mbed_official 146:f64d43ff0c18 10494 */ /* end of group RCM_Register_Masks */
mbed_official 146:f64d43ff0c18 10495
mbed_official 146:f64d43ff0c18 10496
mbed_official 146:f64d43ff0c18 10497 /* RCM - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 10498 /** Peripheral RCM base address */
mbed_official 146:f64d43ff0c18 10499 #define RCM_BASE (0x4007F000u)
mbed_official 146:f64d43ff0c18 10500 /** Peripheral RCM base pointer */
mbed_official 146:f64d43ff0c18 10501 #define RCM ((RCM_Type *)RCM_BASE)
mbed_official 146:f64d43ff0c18 10502 #define RCM_BASE_PTR (RCM)
mbed_official 324:406fd2029f23 10503 /** Array initializer of RCM peripheral base addresses */
mbed_official 324:406fd2029f23 10504 #define RCM_BASE_ADDRS { RCM_BASE }
mbed_official 146:f64d43ff0c18 10505 /** Array initializer of RCM peripheral base pointers */
mbed_official 324:406fd2029f23 10506 #define RCM_BASE_PTRS { RCM }
mbed_official 146:f64d43ff0c18 10507
mbed_official 146:f64d43ff0c18 10508 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10509 -- RCM - Register accessor macros
mbed_official 146:f64d43ff0c18 10510 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10511
mbed_official 146:f64d43ff0c18 10512 /*!
mbed_official 146:f64d43ff0c18 10513 * @addtogroup RCM_Register_Accessor_Macros RCM - Register accessor macros
mbed_official 146:f64d43ff0c18 10514 * @{
mbed_official 146:f64d43ff0c18 10515 */
mbed_official 146:f64d43ff0c18 10516
mbed_official 146:f64d43ff0c18 10517
mbed_official 146:f64d43ff0c18 10518 /* RCM - Register instance definitions */
mbed_official 146:f64d43ff0c18 10519 /* RCM */
mbed_official 146:f64d43ff0c18 10520 #define RCM_SRS0 RCM_SRS0_REG(RCM)
mbed_official 146:f64d43ff0c18 10521 #define RCM_SRS1 RCM_SRS1_REG(RCM)
mbed_official 146:f64d43ff0c18 10522 #define RCM_RPFC RCM_RPFC_REG(RCM)
mbed_official 146:f64d43ff0c18 10523 #define RCM_RPFW RCM_RPFW_REG(RCM)
mbed_official 146:f64d43ff0c18 10524 #define RCM_MR RCM_MR_REG(RCM)
mbed_official 146:f64d43ff0c18 10525
mbed_official 146:f64d43ff0c18 10526 /*!
mbed_official 146:f64d43ff0c18 10527 * @}
mbed_official 146:f64d43ff0c18 10528 */ /* end of group RCM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10529
mbed_official 146:f64d43ff0c18 10530
mbed_official 146:f64d43ff0c18 10531 /*!
mbed_official 146:f64d43ff0c18 10532 * @}
mbed_official 146:f64d43ff0c18 10533 */ /* end of group RCM_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 10534
mbed_official 146:f64d43ff0c18 10535
mbed_official 146:f64d43ff0c18 10536 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10537 -- RFSYS Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10538 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10539
mbed_official 146:f64d43ff0c18 10540 /*!
mbed_official 146:f64d43ff0c18 10541 * @addtogroup RFSYS_Peripheral_Access_Layer RFSYS Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10542 * @{
mbed_official 146:f64d43ff0c18 10543 */
mbed_official 146:f64d43ff0c18 10544
mbed_official 146:f64d43ff0c18 10545 /** RFSYS - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 10546 typedef struct {
mbed_official 146:f64d43ff0c18 10547 __IO uint32_t REG[8]; /**< Register file register, array offset: 0x0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 10548 } RFSYS_Type, *RFSYS_MemMapPtr;
mbed_official 146:f64d43ff0c18 10549
mbed_official 146:f64d43ff0c18 10550 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10551 -- RFSYS - Register accessor macros
mbed_official 146:f64d43ff0c18 10552 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10553
mbed_official 146:f64d43ff0c18 10554 /*!
mbed_official 146:f64d43ff0c18 10555 * @addtogroup RFSYS_Register_Accessor_Macros RFSYS - Register accessor macros
mbed_official 146:f64d43ff0c18 10556 * @{
mbed_official 146:f64d43ff0c18 10557 */
mbed_official 146:f64d43ff0c18 10558
mbed_official 146:f64d43ff0c18 10559
mbed_official 146:f64d43ff0c18 10560 /* RFSYS - Register accessors */
mbed_official 146:f64d43ff0c18 10561 #define RFSYS_REG_REG(base,index) ((base)->REG[index])
mbed_official 146:f64d43ff0c18 10562
mbed_official 146:f64d43ff0c18 10563 /*!
mbed_official 146:f64d43ff0c18 10564 * @}
mbed_official 146:f64d43ff0c18 10565 */ /* end of group RFSYS_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10566
mbed_official 146:f64d43ff0c18 10567
mbed_official 146:f64d43ff0c18 10568 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10569 -- RFSYS Register Masks
mbed_official 146:f64d43ff0c18 10570 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10571
mbed_official 146:f64d43ff0c18 10572 /*!
mbed_official 146:f64d43ff0c18 10573 * @addtogroup RFSYS_Register_Masks RFSYS Register Masks
mbed_official 146:f64d43ff0c18 10574 * @{
mbed_official 146:f64d43ff0c18 10575 */
mbed_official 146:f64d43ff0c18 10576
mbed_official 146:f64d43ff0c18 10577 /* REG Bit Fields */
mbed_official 146:f64d43ff0c18 10578 #define RFSYS_REG_LL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 10579 #define RFSYS_REG_LL_SHIFT 0
mbed_official 146:f64d43ff0c18 10580 #define RFSYS_REG_LL(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_LL_SHIFT))&RFSYS_REG_LL_MASK)
mbed_official 146:f64d43ff0c18 10581 #define RFSYS_REG_LH_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 10582 #define RFSYS_REG_LH_SHIFT 8
mbed_official 146:f64d43ff0c18 10583 #define RFSYS_REG_LH(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_LH_SHIFT))&RFSYS_REG_LH_MASK)
mbed_official 146:f64d43ff0c18 10584 #define RFSYS_REG_HL_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 10585 #define RFSYS_REG_HL_SHIFT 16
mbed_official 146:f64d43ff0c18 10586 #define RFSYS_REG_HL(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_HL_SHIFT))&RFSYS_REG_HL_MASK)
mbed_official 146:f64d43ff0c18 10587 #define RFSYS_REG_HH_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 10588 #define RFSYS_REG_HH_SHIFT 24
mbed_official 146:f64d43ff0c18 10589 #define RFSYS_REG_HH(x) (((uint32_t)(((uint32_t)(x))<<RFSYS_REG_HH_SHIFT))&RFSYS_REG_HH_MASK)
mbed_official 146:f64d43ff0c18 10590
mbed_official 146:f64d43ff0c18 10591 /*!
mbed_official 146:f64d43ff0c18 10592 * @}
mbed_official 146:f64d43ff0c18 10593 */ /* end of group RFSYS_Register_Masks */
mbed_official 146:f64d43ff0c18 10594
mbed_official 146:f64d43ff0c18 10595
mbed_official 146:f64d43ff0c18 10596 /* RFSYS - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 10597 /** Peripheral RFSYS base address */
mbed_official 146:f64d43ff0c18 10598 #define RFSYS_BASE (0x40041000u)
mbed_official 146:f64d43ff0c18 10599 /** Peripheral RFSYS base pointer */
mbed_official 146:f64d43ff0c18 10600 #define RFSYS ((RFSYS_Type *)RFSYS_BASE)
mbed_official 146:f64d43ff0c18 10601 #define RFSYS_BASE_PTR (RFSYS)
mbed_official 324:406fd2029f23 10602 /** Array initializer of RFSYS peripheral base addresses */
mbed_official 324:406fd2029f23 10603 #define RFSYS_BASE_ADDRS { RFSYS_BASE }
mbed_official 146:f64d43ff0c18 10604 /** Array initializer of RFSYS peripheral base pointers */
mbed_official 324:406fd2029f23 10605 #define RFSYS_BASE_PTRS { RFSYS }
mbed_official 146:f64d43ff0c18 10606
mbed_official 146:f64d43ff0c18 10607 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10608 -- RFSYS - Register accessor macros
mbed_official 146:f64d43ff0c18 10609 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10610
mbed_official 146:f64d43ff0c18 10611 /*!
mbed_official 146:f64d43ff0c18 10612 * @addtogroup RFSYS_Register_Accessor_Macros RFSYS - Register accessor macros
mbed_official 146:f64d43ff0c18 10613 * @{
mbed_official 146:f64d43ff0c18 10614 */
mbed_official 146:f64d43ff0c18 10615
mbed_official 146:f64d43ff0c18 10616
mbed_official 146:f64d43ff0c18 10617 /* RFSYS - Register instance definitions */
mbed_official 146:f64d43ff0c18 10618 /* RFSYS */
mbed_official 146:f64d43ff0c18 10619 #define RFSYS_REG0 RFSYS_REG_REG(RFSYS,0)
mbed_official 146:f64d43ff0c18 10620 #define RFSYS_REG1 RFSYS_REG_REG(RFSYS,1)
mbed_official 146:f64d43ff0c18 10621 #define RFSYS_REG2 RFSYS_REG_REG(RFSYS,2)
mbed_official 146:f64d43ff0c18 10622 #define RFSYS_REG3 RFSYS_REG_REG(RFSYS,3)
mbed_official 146:f64d43ff0c18 10623 #define RFSYS_REG4 RFSYS_REG_REG(RFSYS,4)
mbed_official 146:f64d43ff0c18 10624 #define RFSYS_REG5 RFSYS_REG_REG(RFSYS,5)
mbed_official 146:f64d43ff0c18 10625 #define RFSYS_REG6 RFSYS_REG_REG(RFSYS,6)
mbed_official 146:f64d43ff0c18 10626 #define RFSYS_REG7 RFSYS_REG_REG(RFSYS,7)
mbed_official 146:f64d43ff0c18 10627
mbed_official 146:f64d43ff0c18 10628 /* RFSYS - Register array accessors */
mbed_official 146:f64d43ff0c18 10629 #define RFSYS_REG(index) RFSYS_REG_REG(RFSYS,index)
mbed_official 146:f64d43ff0c18 10630
mbed_official 146:f64d43ff0c18 10631 /*!
mbed_official 146:f64d43ff0c18 10632 * @}
mbed_official 146:f64d43ff0c18 10633 */ /* end of group RFSYS_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10634
mbed_official 146:f64d43ff0c18 10635
mbed_official 146:f64d43ff0c18 10636 /*!
mbed_official 146:f64d43ff0c18 10637 * @}
mbed_official 146:f64d43ff0c18 10638 */ /* end of group RFSYS_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 10639
mbed_official 146:f64d43ff0c18 10640
mbed_official 146:f64d43ff0c18 10641 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10642 -- RFVBAT Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10643 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10644
mbed_official 146:f64d43ff0c18 10645 /*!
mbed_official 146:f64d43ff0c18 10646 * @addtogroup RFVBAT_Peripheral_Access_Layer RFVBAT Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10647 * @{
mbed_official 146:f64d43ff0c18 10648 */
mbed_official 146:f64d43ff0c18 10649
mbed_official 146:f64d43ff0c18 10650 /** RFVBAT - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 10651 typedef struct {
mbed_official 146:f64d43ff0c18 10652 __IO uint32_t REG[8]; /**< VBAT register file register, array offset: 0x0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 10653 } RFVBAT_Type, *RFVBAT_MemMapPtr;
mbed_official 146:f64d43ff0c18 10654
mbed_official 146:f64d43ff0c18 10655 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10656 -- RFVBAT - Register accessor macros
mbed_official 146:f64d43ff0c18 10657 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10658
mbed_official 146:f64d43ff0c18 10659 /*!
mbed_official 146:f64d43ff0c18 10660 * @addtogroup RFVBAT_Register_Accessor_Macros RFVBAT - Register accessor macros
mbed_official 146:f64d43ff0c18 10661 * @{
mbed_official 146:f64d43ff0c18 10662 */
mbed_official 146:f64d43ff0c18 10663
mbed_official 146:f64d43ff0c18 10664
mbed_official 146:f64d43ff0c18 10665 /* RFVBAT - Register accessors */
mbed_official 146:f64d43ff0c18 10666 #define RFVBAT_REG_REG(base,index) ((base)->REG[index])
mbed_official 146:f64d43ff0c18 10667
mbed_official 146:f64d43ff0c18 10668 /*!
mbed_official 146:f64d43ff0c18 10669 * @}
mbed_official 146:f64d43ff0c18 10670 */ /* end of group RFVBAT_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10671
mbed_official 146:f64d43ff0c18 10672
mbed_official 146:f64d43ff0c18 10673 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10674 -- RFVBAT Register Masks
mbed_official 146:f64d43ff0c18 10675 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10676
mbed_official 146:f64d43ff0c18 10677 /*!
mbed_official 146:f64d43ff0c18 10678 * @addtogroup RFVBAT_Register_Masks RFVBAT Register Masks
mbed_official 146:f64d43ff0c18 10679 * @{
mbed_official 146:f64d43ff0c18 10680 */
mbed_official 146:f64d43ff0c18 10681
mbed_official 146:f64d43ff0c18 10682 /* REG Bit Fields */
mbed_official 146:f64d43ff0c18 10683 #define RFVBAT_REG_LL_MASK 0xFFu
mbed_official 146:f64d43ff0c18 10684 #define RFVBAT_REG_LL_SHIFT 0
mbed_official 146:f64d43ff0c18 10685 #define RFVBAT_REG_LL(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_LL_SHIFT))&RFVBAT_REG_LL_MASK)
mbed_official 146:f64d43ff0c18 10686 #define RFVBAT_REG_LH_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 10687 #define RFVBAT_REG_LH_SHIFT 8
mbed_official 146:f64d43ff0c18 10688 #define RFVBAT_REG_LH(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_LH_SHIFT))&RFVBAT_REG_LH_MASK)
mbed_official 146:f64d43ff0c18 10689 #define RFVBAT_REG_HL_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 10690 #define RFVBAT_REG_HL_SHIFT 16
mbed_official 146:f64d43ff0c18 10691 #define RFVBAT_REG_HL(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_HL_SHIFT))&RFVBAT_REG_HL_MASK)
mbed_official 146:f64d43ff0c18 10692 #define RFVBAT_REG_HH_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 10693 #define RFVBAT_REG_HH_SHIFT 24
mbed_official 146:f64d43ff0c18 10694 #define RFVBAT_REG_HH(x) (((uint32_t)(((uint32_t)(x))<<RFVBAT_REG_HH_SHIFT))&RFVBAT_REG_HH_MASK)
mbed_official 146:f64d43ff0c18 10695
mbed_official 146:f64d43ff0c18 10696 /*!
mbed_official 146:f64d43ff0c18 10697 * @}
mbed_official 146:f64d43ff0c18 10698 */ /* end of group RFVBAT_Register_Masks */
mbed_official 146:f64d43ff0c18 10699
mbed_official 146:f64d43ff0c18 10700
mbed_official 146:f64d43ff0c18 10701 /* RFVBAT - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 10702 /** Peripheral RFVBAT base address */
mbed_official 146:f64d43ff0c18 10703 #define RFVBAT_BASE (0x4003E000u)
mbed_official 146:f64d43ff0c18 10704 /** Peripheral RFVBAT base pointer */
mbed_official 146:f64d43ff0c18 10705 #define RFVBAT ((RFVBAT_Type *)RFVBAT_BASE)
mbed_official 146:f64d43ff0c18 10706 #define RFVBAT_BASE_PTR (RFVBAT)
mbed_official 324:406fd2029f23 10707 /** Array initializer of RFVBAT peripheral base addresses */
mbed_official 324:406fd2029f23 10708 #define RFVBAT_BASE_ADDRS { RFVBAT_BASE }
mbed_official 146:f64d43ff0c18 10709 /** Array initializer of RFVBAT peripheral base pointers */
mbed_official 324:406fd2029f23 10710 #define RFVBAT_BASE_PTRS { RFVBAT }
mbed_official 146:f64d43ff0c18 10711
mbed_official 146:f64d43ff0c18 10712 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10713 -- RFVBAT - Register accessor macros
mbed_official 146:f64d43ff0c18 10714 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10715
mbed_official 146:f64d43ff0c18 10716 /*!
mbed_official 146:f64d43ff0c18 10717 * @addtogroup RFVBAT_Register_Accessor_Macros RFVBAT - Register accessor macros
mbed_official 146:f64d43ff0c18 10718 * @{
mbed_official 146:f64d43ff0c18 10719 */
mbed_official 146:f64d43ff0c18 10720
mbed_official 146:f64d43ff0c18 10721
mbed_official 146:f64d43ff0c18 10722 /* RFVBAT - Register instance definitions */
mbed_official 146:f64d43ff0c18 10723 /* RFVBAT */
mbed_official 146:f64d43ff0c18 10724 #define RFVBAT_REG0 RFVBAT_REG_REG(RFVBAT,0)
mbed_official 146:f64d43ff0c18 10725 #define RFVBAT_REG1 RFVBAT_REG_REG(RFVBAT,1)
mbed_official 146:f64d43ff0c18 10726 #define RFVBAT_REG2 RFVBAT_REG_REG(RFVBAT,2)
mbed_official 146:f64d43ff0c18 10727 #define RFVBAT_REG3 RFVBAT_REG_REG(RFVBAT,3)
mbed_official 146:f64d43ff0c18 10728 #define RFVBAT_REG4 RFVBAT_REG_REG(RFVBAT,4)
mbed_official 146:f64d43ff0c18 10729 #define RFVBAT_REG5 RFVBAT_REG_REG(RFVBAT,5)
mbed_official 146:f64d43ff0c18 10730 #define RFVBAT_REG6 RFVBAT_REG_REG(RFVBAT,6)
mbed_official 146:f64d43ff0c18 10731 #define RFVBAT_REG7 RFVBAT_REG_REG(RFVBAT,7)
mbed_official 146:f64d43ff0c18 10732
mbed_official 146:f64d43ff0c18 10733 /* RFVBAT - Register array accessors */
mbed_official 146:f64d43ff0c18 10734 #define RFVBAT_REG(index) RFVBAT_REG_REG(RFVBAT,index)
mbed_official 146:f64d43ff0c18 10735
mbed_official 146:f64d43ff0c18 10736 /*!
mbed_official 146:f64d43ff0c18 10737 * @}
mbed_official 146:f64d43ff0c18 10738 */ /* end of group RFVBAT_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10739
mbed_official 146:f64d43ff0c18 10740
mbed_official 146:f64d43ff0c18 10741 /*!
mbed_official 146:f64d43ff0c18 10742 * @}
mbed_official 146:f64d43ff0c18 10743 */ /* end of group RFVBAT_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 10744
mbed_official 146:f64d43ff0c18 10745
mbed_official 146:f64d43ff0c18 10746 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10747 -- RNG Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10748 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10749
mbed_official 146:f64d43ff0c18 10750 /*!
mbed_official 146:f64d43ff0c18 10751 * @addtogroup RNG_Peripheral_Access_Layer RNG Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10752 * @{
mbed_official 146:f64d43ff0c18 10753 */
mbed_official 146:f64d43ff0c18 10754
mbed_official 146:f64d43ff0c18 10755 /** RNG - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 10756 typedef struct {
mbed_official 146:f64d43ff0c18 10757 __IO uint32_t CR; /**< RNGA Control Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 10758 __I uint32_t SR; /**< RNGA Status Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 10759 __O uint32_t ER; /**< RNGA Entropy Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 10760 __I uint32_t OR; /**< RNGA Output Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 10761 } RNG_Type, *RNG_MemMapPtr;
mbed_official 146:f64d43ff0c18 10762
mbed_official 146:f64d43ff0c18 10763 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10764 -- RNG - Register accessor macros
mbed_official 146:f64d43ff0c18 10765 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10766
mbed_official 146:f64d43ff0c18 10767 /*!
mbed_official 146:f64d43ff0c18 10768 * @addtogroup RNG_Register_Accessor_Macros RNG - Register accessor macros
mbed_official 146:f64d43ff0c18 10769 * @{
mbed_official 146:f64d43ff0c18 10770 */
mbed_official 146:f64d43ff0c18 10771
mbed_official 146:f64d43ff0c18 10772
mbed_official 146:f64d43ff0c18 10773 /* RNG - Register accessors */
mbed_official 146:f64d43ff0c18 10774 #define RNG_CR_REG(base) ((base)->CR)
mbed_official 146:f64d43ff0c18 10775 #define RNG_SR_REG(base) ((base)->SR)
mbed_official 146:f64d43ff0c18 10776 #define RNG_ER_REG(base) ((base)->ER)
mbed_official 146:f64d43ff0c18 10777 #define RNG_OR_REG(base) ((base)->OR)
mbed_official 146:f64d43ff0c18 10778
mbed_official 146:f64d43ff0c18 10779 /*!
mbed_official 146:f64d43ff0c18 10780 * @}
mbed_official 146:f64d43ff0c18 10781 */ /* end of group RNG_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10782
mbed_official 146:f64d43ff0c18 10783
mbed_official 146:f64d43ff0c18 10784 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10785 -- RNG Register Masks
mbed_official 146:f64d43ff0c18 10786 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10787
mbed_official 146:f64d43ff0c18 10788 /*!
mbed_official 146:f64d43ff0c18 10789 * @addtogroup RNG_Register_Masks RNG Register Masks
mbed_official 146:f64d43ff0c18 10790 * @{
mbed_official 146:f64d43ff0c18 10791 */
mbed_official 146:f64d43ff0c18 10792
mbed_official 146:f64d43ff0c18 10793 /* CR Bit Fields */
mbed_official 146:f64d43ff0c18 10794 #define RNG_CR_GO_MASK 0x1u
mbed_official 146:f64d43ff0c18 10795 #define RNG_CR_GO_SHIFT 0
mbed_official 146:f64d43ff0c18 10796 #define RNG_CR_HA_MASK 0x2u
mbed_official 146:f64d43ff0c18 10797 #define RNG_CR_HA_SHIFT 1
mbed_official 146:f64d43ff0c18 10798 #define RNG_CR_INTM_MASK 0x4u
mbed_official 146:f64d43ff0c18 10799 #define RNG_CR_INTM_SHIFT 2
mbed_official 146:f64d43ff0c18 10800 #define RNG_CR_CLRI_MASK 0x8u
mbed_official 146:f64d43ff0c18 10801 #define RNG_CR_CLRI_SHIFT 3
mbed_official 146:f64d43ff0c18 10802 #define RNG_CR_SLP_MASK 0x10u
mbed_official 146:f64d43ff0c18 10803 #define RNG_CR_SLP_SHIFT 4
mbed_official 146:f64d43ff0c18 10804 /* SR Bit Fields */
mbed_official 146:f64d43ff0c18 10805 #define RNG_SR_SECV_MASK 0x1u
mbed_official 146:f64d43ff0c18 10806 #define RNG_SR_SECV_SHIFT 0
mbed_official 146:f64d43ff0c18 10807 #define RNG_SR_LRS_MASK 0x2u
mbed_official 146:f64d43ff0c18 10808 #define RNG_SR_LRS_SHIFT 1
mbed_official 146:f64d43ff0c18 10809 #define RNG_SR_ORU_MASK 0x4u
mbed_official 146:f64d43ff0c18 10810 #define RNG_SR_ORU_SHIFT 2
mbed_official 146:f64d43ff0c18 10811 #define RNG_SR_ERRI_MASK 0x8u
mbed_official 146:f64d43ff0c18 10812 #define RNG_SR_ERRI_SHIFT 3
mbed_official 146:f64d43ff0c18 10813 #define RNG_SR_SLP_MASK 0x10u
mbed_official 146:f64d43ff0c18 10814 #define RNG_SR_SLP_SHIFT 4
mbed_official 146:f64d43ff0c18 10815 #define RNG_SR_OREG_LVL_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 10816 #define RNG_SR_OREG_LVL_SHIFT 8
mbed_official 146:f64d43ff0c18 10817 #define RNG_SR_OREG_LVL(x) (((uint32_t)(((uint32_t)(x))<<RNG_SR_OREG_LVL_SHIFT))&RNG_SR_OREG_LVL_MASK)
mbed_official 146:f64d43ff0c18 10818 #define RNG_SR_OREG_SIZE_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 10819 #define RNG_SR_OREG_SIZE_SHIFT 16
mbed_official 146:f64d43ff0c18 10820 #define RNG_SR_OREG_SIZE(x) (((uint32_t)(((uint32_t)(x))<<RNG_SR_OREG_SIZE_SHIFT))&RNG_SR_OREG_SIZE_MASK)
mbed_official 146:f64d43ff0c18 10821 /* ER Bit Fields */
mbed_official 146:f64d43ff0c18 10822 #define RNG_ER_EXT_ENT_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 10823 #define RNG_ER_EXT_ENT_SHIFT 0
mbed_official 146:f64d43ff0c18 10824 #define RNG_ER_EXT_ENT(x) (((uint32_t)(((uint32_t)(x))<<RNG_ER_EXT_ENT_SHIFT))&RNG_ER_EXT_ENT_MASK)
mbed_official 146:f64d43ff0c18 10825 /* OR Bit Fields */
mbed_official 146:f64d43ff0c18 10826 #define RNG_OR_RANDOUT_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 10827 #define RNG_OR_RANDOUT_SHIFT 0
mbed_official 146:f64d43ff0c18 10828 #define RNG_OR_RANDOUT(x) (((uint32_t)(((uint32_t)(x))<<RNG_OR_RANDOUT_SHIFT))&RNG_OR_RANDOUT_MASK)
mbed_official 146:f64d43ff0c18 10829
mbed_official 146:f64d43ff0c18 10830 /*!
mbed_official 146:f64d43ff0c18 10831 * @}
mbed_official 146:f64d43ff0c18 10832 */ /* end of group RNG_Register_Masks */
mbed_official 146:f64d43ff0c18 10833
mbed_official 146:f64d43ff0c18 10834
mbed_official 146:f64d43ff0c18 10835 /* RNG - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 10836 /** Peripheral RNG base address */
mbed_official 146:f64d43ff0c18 10837 #define RNG_BASE (0x40029000u)
mbed_official 146:f64d43ff0c18 10838 /** Peripheral RNG base pointer */
mbed_official 146:f64d43ff0c18 10839 #define RNG ((RNG_Type *)RNG_BASE)
mbed_official 146:f64d43ff0c18 10840 #define RNG_BASE_PTR (RNG)
mbed_official 324:406fd2029f23 10841 /** Array initializer of RNG peripheral base addresses */
mbed_official 324:406fd2029f23 10842 #define RNG_BASE_ADDRS { RNG_BASE }
mbed_official 146:f64d43ff0c18 10843 /** Array initializer of RNG peripheral base pointers */
mbed_official 324:406fd2029f23 10844 #define RNG_BASE_PTRS { RNG }
mbed_official 324:406fd2029f23 10845 /** Interrupt vectors for the RNG peripheral type */
mbed_official 324:406fd2029f23 10846 #define RNG_IRQS { RNG_IRQn }
mbed_official 146:f64d43ff0c18 10847
mbed_official 146:f64d43ff0c18 10848 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10849 -- RNG - Register accessor macros
mbed_official 146:f64d43ff0c18 10850 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10851
mbed_official 146:f64d43ff0c18 10852 /*!
mbed_official 146:f64d43ff0c18 10853 * @addtogroup RNG_Register_Accessor_Macros RNG - Register accessor macros
mbed_official 146:f64d43ff0c18 10854 * @{
mbed_official 146:f64d43ff0c18 10855 */
mbed_official 146:f64d43ff0c18 10856
mbed_official 146:f64d43ff0c18 10857
mbed_official 146:f64d43ff0c18 10858 /* RNG - Register instance definitions */
mbed_official 146:f64d43ff0c18 10859 /* RNG */
mbed_official 146:f64d43ff0c18 10860 #define RNG_CR RNG_CR_REG(RNG)
mbed_official 146:f64d43ff0c18 10861 #define RNG_SR RNG_SR_REG(RNG)
mbed_official 146:f64d43ff0c18 10862 #define RNG_ER RNG_ER_REG(RNG)
mbed_official 146:f64d43ff0c18 10863 #define RNG_OR RNG_OR_REG(RNG)
mbed_official 146:f64d43ff0c18 10864
mbed_official 146:f64d43ff0c18 10865 /*!
mbed_official 146:f64d43ff0c18 10866 * @}
mbed_official 146:f64d43ff0c18 10867 */ /* end of group RNG_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10868
mbed_official 146:f64d43ff0c18 10869
mbed_official 146:f64d43ff0c18 10870 /*!
mbed_official 146:f64d43ff0c18 10871 * @}
mbed_official 146:f64d43ff0c18 10872 */ /* end of group RNG_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 10873
mbed_official 146:f64d43ff0c18 10874
mbed_official 146:f64d43ff0c18 10875 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10876 -- RTC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10877 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10878
mbed_official 146:f64d43ff0c18 10879 /*!
mbed_official 146:f64d43ff0c18 10880 * @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 10881 * @{
mbed_official 146:f64d43ff0c18 10882 */
mbed_official 146:f64d43ff0c18 10883
mbed_official 146:f64d43ff0c18 10884 /** RTC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 10885 typedef struct {
mbed_official 146:f64d43ff0c18 10886 __IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 10887 __IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 10888 __IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 10889 __IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 10890 __IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
mbed_official 146:f64d43ff0c18 10891 __IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 10892 __IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
mbed_official 146:f64d43ff0c18 10893 __IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
mbed_official 146:f64d43ff0c18 10894 uint8_t RESERVED_0[2016];
mbed_official 146:f64d43ff0c18 10895 __IO uint32_t WAR; /**< RTC Write Access Register, offset: 0x800 */
mbed_official 146:f64d43ff0c18 10896 __IO uint32_t RAR; /**< RTC Read Access Register, offset: 0x804 */
mbed_official 146:f64d43ff0c18 10897 } RTC_Type, *RTC_MemMapPtr;
mbed_official 146:f64d43ff0c18 10898
mbed_official 146:f64d43ff0c18 10899 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10900 -- RTC - Register accessor macros
mbed_official 146:f64d43ff0c18 10901 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10902
mbed_official 146:f64d43ff0c18 10903 /*!
mbed_official 146:f64d43ff0c18 10904 * @addtogroup RTC_Register_Accessor_Macros RTC - Register accessor macros
mbed_official 146:f64d43ff0c18 10905 * @{
mbed_official 146:f64d43ff0c18 10906 */
mbed_official 146:f64d43ff0c18 10907
mbed_official 146:f64d43ff0c18 10908
mbed_official 146:f64d43ff0c18 10909 /* RTC - Register accessors */
mbed_official 146:f64d43ff0c18 10910 #define RTC_TSR_REG(base) ((base)->TSR)
mbed_official 146:f64d43ff0c18 10911 #define RTC_TPR_REG(base) ((base)->TPR)
mbed_official 146:f64d43ff0c18 10912 #define RTC_TAR_REG(base) ((base)->TAR)
mbed_official 146:f64d43ff0c18 10913 #define RTC_TCR_REG(base) ((base)->TCR)
mbed_official 146:f64d43ff0c18 10914 #define RTC_CR_REG(base) ((base)->CR)
mbed_official 146:f64d43ff0c18 10915 #define RTC_SR_REG(base) ((base)->SR)
mbed_official 146:f64d43ff0c18 10916 #define RTC_LR_REG(base) ((base)->LR)
mbed_official 146:f64d43ff0c18 10917 #define RTC_IER_REG(base) ((base)->IER)
mbed_official 146:f64d43ff0c18 10918 #define RTC_WAR_REG(base) ((base)->WAR)
mbed_official 146:f64d43ff0c18 10919 #define RTC_RAR_REG(base) ((base)->RAR)
mbed_official 146:f64d43ff0c18 10920
mbed_official 146:f64d43ff0c18 10921 /*!
mbed_official 146:f64d43ff0c18 10922 * @}
mbed_official 146:f64d43ff0c18 10923 */ /* end of group RTC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 10924
mbed_official 146:f64d43ff0c18 10925
mbed_official 146:f64d43ff0c18 10926 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 10927 -- RTC Register Masks
mbed_official 146:f64d43ff0c18 10928 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 10929
mbed_official 146:f64d43ff0c18 10930 /*!
mbed_official 146:f64d43ff0c18 10931 * @addtogroup RTC_Register_Masks RTC Register Masks
mbed_official 146:f64d43ff0c18 10932 * @{
mbed_official 146:f64d43ff0c18 10933 */
mbed_official 146:f64d43ff0c18 10934
mbed_official 146:f64d43ff0c18 10935 /* TSR Bit Fields */
mbed_official 146:f64d43ff0c18 10936 #define RTC_TSR_TSR_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 10937 #define RTC_TSR_TSR_SHIFT 0
mbed_official 146:f64d43ff0c18 10938 #define RTC_TSR_TSR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TSR_TSR_SHIFT))&RTC_TSR_TSR_MASK)
mbed_official 146:f64d43ff0c18 10939 /* TPR Bit Fields */
mbed_official 146:f64d43ff0c18 10940 #define RTC_TPR_TPR_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 10941 #define RTC_TPR_TPR_SHIFT 0
mbed_official 146:f64d43ff0c18 10942 #define RTC_TPR_TPR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TPR_TPR_SHIFT))&RTC_TPR_TPR_MASK)
mbed_official 146:f64d43ff0c18 10943 /* TAR Bit Fields */
mbed_official 146:f64d43ff0c18 10944 #define RTC_TAR_TAR_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 10945 #define RTC_TAR_TAR_SHIFT 0
mbed_official 146:f64d43ff0c18 10946 #define RTC_TAR_TAR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TAR_TAR_SHIFT))&RTC_TAR_TAR_MASK)
mbed_official 146:f64d43ff0c18 10947 /* TCR Bit Fields */
mbed_official 146:f64d43ff0c18 10948 #define RTC_TCR_TCR_MASK 0xFFu
mbed_official 146:f64d43ff0c18 10949 #define RTC_TCR_TCR_SHIFT 0
mbed_official 146:f64d43ff0c18 10950 #define RTC_TCR_TCR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCR_SHIFT))&RTC_TCR_TCR_MASK)
mbed_official 146:f64d43ff0c18 10951 #define RTC_TCR_CIR_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 10952 #define RTC_TCR_CIR_SHIFT 8
mbed_official 146:f64d43ff0c18 10953 #define RTC_TCR_CIR(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIR_SHIFT))&RTC_TCR_CIR_MASK)
mbed_official 146:f64d43ff0c18 10954 #define RTC_TCR_TCV_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 10955 #define RTC_TCR_TCV_SHIFT 16
mbed_official 146:f64d43ff0c18 10956 #define RTC_TCR_TCV(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_TCV_SHIFT))&RTC_TCR_TCV_MASK)
mbed_official 146:f64d43ff0c18 10957 #define RTC_TCR_CIC_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 10958 #define RTC_TCR_CIC_SHIFT 24
mbed_official 146:f64d43ff0c18 10959 #define RTC_TCR_CIC(x) (((uint32_t)(((uint32_t)(x))<<RTC_TCR_CIC_SHIFT))&RTC_TCR_CIC_MASK)
mbed_official 146:f64d43ff0c18 10960 /* CR Bit Fields */
mbed_official 146:f64d43ff0c18 10961 #define RTC_CR_SWR_MASK 0x1u
mbed_official 146:f64d43ff0c18 10962 #define RTC_CR_SWR_SHIFT 0
mbed_official 146:f64d43ff0c18 10963 #define RTC_CR_WPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 10964 #define RTC_CR_WPE_SHIFT 1
mbed_official 146:f64d43ff0c18 10965 #define RTC_CR_SUP_MASK 0x4u
mbed_official 146:f64d43ff0c18 10966 #define RTC_CR_SUP_SHIFT 2
mbed_official 146:f64d43ff0c18 10967 #define RTC_CR_UM_MASK 0x8u
mbed_official 146:f64d43ff0c18 10968 #define RTC_CR_UM_SHIFT 3
mbed_official 146:f64d43ff0c18 10969 #define RTC_CR_WPS_MASK 0x10u
mbed_official 146:f64d43ff0c18 10970 #define RTC_CR_WPS_SHIFT 4
mbed_official 146:f64d43ff0c18 10971 #define RTC_CR_OSCE_MASK 0x100u
mbed_official 146:f64d43ff0c18 10972 #define RTC_CR_OSCE_SHIFT 8
mbed_official 146:f64d43ff0c18 10973 #define RTC_CR_CLKO_MASK 0x200u
mbed_official 146:f64d43ff0c18 10974 #define RTC_CR_CLKO_SHIFT 9
mbed_official 146:f64d43ff0c18 10975 #define RTC_CR_SC16P_MASK 0x400u
mbed_official 146:f64d43ff0c18 10976 #define RTC_CR_SC16P_SHIFT 10
mbed_official 146:f64d43ff0c18 10977 #define RTC_CR_SC8P_MASK 0x800u
mbed_official 146:f64d43ff0c18 10978 #define RTC_CR_SC8P_SHIFT 11
mbed_official 146:f64d43ff0c18 10979 #define RTC_CR_SC4P_MASK 0x1000u
mbed_official 146:f64d43ff0c18 10980 #define RTC_CR_SC4P_SHIFT 12
mbed_official 146:f64d43ff0c18 10981 #define RTC_CR_SC2P_MASK 0x2000u
mbed_official 146:f64d43ff0c18 10982 #define RTC_CR_SC2P_SHIFT 13
mbed_official 146:f64d43ff0c18 10983 /* SR Bit Fields */
mbed_official 146:f64d43ff0c18 10984 #define RTC_SR_TIF_MASK 0x1u
mbed_official 146:f64d43ff0c18 10985 #define RTC_SR_TIF_SHIFT 0
mbed_official 146:f64d43ff0c18 10986 #define RTC_SR_TOF_MASK 0x2u
mbed_official 146:f64d43ff0c18 10987 #define RTC_SR_TOF_SHIFT 1
mbed_official 146:f64d43ff0c18 10988 #define RTC_SR_TAF_MASK 0x4u
mbed_official 146:f64d43ff0c18 10989 #define RTC_SR_TAF_SHIFT 2
mbed_official 146:f64d43ff0c18 10990 #define RTC_SR_TCE_MASK 0x10u
mbed_official 146:f64d43ff0c18 10991 #define RTC_SR_TCE_SHIFT 4
mbed_official 146:f64d43ff0c18 10992 /* LR Bit Fields */
mbed_official 146:f64d43ff0c18 10993 #define RTC_LR_TCL_MASK 0x8u
mbed_official 146:f64d43ff0c18 10994 #define RTC_LR_TCL_SHIFT 3
mbed_official 146:f64d43ff0c18 10995 #define RTC_LR_CRL_MASK 0x10u
mbed_official 146:f64d43ff0c18 10996 #define RTC_LR_CRL_SHIFT 4
mbed_official 146:f64d43ff0c18 10997 #define RTC_LR_SRL_MASK 0x20u
mbed_official 146:f64d43ff0c18 10998 #define RTC_LR_SRL_SHIFT 5
mbed_official 146:f64d43ff0c18 10999 #define RTC_LR_LRL_MASK 0x40u
mbed_official 146:f64d43ff0c18 11000 #define RTC_LR_LRL_SHIFT 6
mbed_official 146:f64d43ff0c18 11001 /* IER Bit Fields */
mbed_official 146:f64d43ff0c18 11002 #define RTC_IER_TIIE_MASK 0x1u
mbed_official 146:f64d43ff0c18 11003 #define RTC_IER_TIIE_SHIFT 0
mbed_official 146:f64d43ff0c18 11004 #define RTC_IER_TOIE_MASK 0x2u
mbed_official 146:f64d43ff0c18 11005 #define RTC_IER_TOIE_SHIFT 1
mbed_official 146:f64d43ff0c18 11006 #define RTC_IER_TAIE_MASK 0x4u
mbed_official 146:f64d43ff0c18 11007 #define RTC_IER_TAIE_SHIFT 2
mbed_official 146:f64d43ff0c18 11008 #define RTC_IER_TSIE_MASK 0x10u
mbed_official 146:f64d43ff0c18 11009 #define RTC_IER_TSIE_SHIFT 4
mbed_official 146:f64d43ff0c18 11010 #define RTC_IER_WPON_MASK 0x80u
mbed_official 146:f64d43ff0c18 11011 #define RTC_IER_WPON_SHIFT 7
mbed_official 146:f64d43ff0c18 11012 /* WAR Bit Fields */
mbed_official 146:f64d43ff0c18 11013 #define RTC_WAR_TSRW_MASK 0x1u
mbed_official 146:f64d43ff0c18 11014 #define RTC_WAR_TSRW_SHIFT 0
mbed_official 146:f64d43ff0c18 11015 #define RTC_WAR_TPRW_MASK 0x2u
mbed_official 146:f64d43ff0c18 11016 #define RTC_WAR_TPRW_SHIFT 1
mbed_official 146:f64d43ff0c18 11017 #define RTC_WAR_TARW_MASK 0x4u
mbed_official 146:f64d43ff0c18 11018 #define RTC_WAR_TARW_SHIFT 2
mbed_official 146:f64d43ff0c18 11019 #define RTC_WAR_TCRW_MASK 0x8u
mbed_official 146:f64d43ff0c18 11020 #define RTC_WAR_TCRW_SHIFT 3
mbed_official 146:f64d43ff0c18 11021 #define RTC_WAR_CRW_MASK 0x10u
mbed_official 146:f64d43ff0c18 11022 #define RTC_WAR_CRW_SHIFT 4
mbed_official 146:f64d43ff0c18 11023 #define RTC_WAR_SRW_MASK 0x20u
mbed_official 146:f64d43ff0c18 11024 #define RTC_WAR_SRW_SHIFT 5
mbed_official 146:f64d43ff0c18 11025 #define RTC_WAR_LRW_MASK 0x40u
mbed_official 146:f64d43ff0c18 11026 #define RTC_WAR_LRW_SHIFT 6
mbed_official 146:f64d43ff0c18 11027 #define RTC_WAR_IERW_MASK 0x80u
mbed_official 146:f64d43ff0c18 11028 #define RTC_WAR_IERW_SHIFT 7
mbed_official 146:f64d43ff0c18 11029 /* RAR Bit Fields */
mbed_official 146:f64d43ff0c18 11030 #define RTC_RAR_TSRR_MASK 0x1u
mbed_official 146:f64d43ff0c18 11031 #define RTC_RAR_TSRR_SHIFT 0
mbed_official 146:f64d43ff0c18 11032 #define RTC_RAR_TPRR_MASK 0x2u
mbed_official 146:f64d43ff0c18 11033 #define RTC_RAR_TPRR_SHIFT 1
mbed_official 146:f64d43ff0c18 11034 #define RTC_RAR_TARR_MASK 0x4u
mbed_official 146:f64d43ff0c18 11035 #define RTC_RAR_TARR_SHIFT 2
mbed_official 146:f64d43ff0c18 11036 #define RTC_RAR_TCRR_MASK 0x8u
mbed_official 146:f64d43ff0c18 11037 #define RTC_RAR_TCRR_SHIFT 3
mbed_official 146:f64d43ff0c18 11038 #define RTC_RAR_CRR_MASK 0x10u
mbed_official 146:f64d43ff0c18 11039 #define RTC_RAR_CRR_SHIFT 4
mbed_official 146:f64d43ff0c18 11040 #define RTC_RAR_SRR_MASK 0x20u
mbed_official 146:f64d43ff0c18 11041 #define RTC_RAR_SRR_SHIFT 5
mbed_official 146:f64d43ff0c18 11042 #define RTC_RAR_LRR_MASK 0x40u
mbed_official 146:f64d43ff0c18 11043 #define RTC_RAR_LRR_SHIFT 6
mbed_official 146:f64d43ff0c18 11044 #define RTC_RAR_IERR_MASK 0x80u
mbed_official 146:f64d43ff0c18 11045 #define RTC_RAR_IERR_SHIFT 7
mbed_official 146:f64d43ff0c18 11046
mbed_official 146:f64d43ff0c18 11047 /*!
mbed_official 146:f64d43ff0c18 11048 * @}
mbed_official 146:f64d43ff0c18 11049 */ /* end of group RTC_Register_Masks */
mbed_official 146:f64d43ff0c18 11050
mbed_official 146:f64d43ff0c18 11051
mbed_official 146:f64d43ff0c18 11052 /* RTC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 11053 /** Peripheral RTC base address */
mbed_official 146:f64d43ff0c18 11054 #define RTC_BASE (0x4003D000u)
mbed_official 146:f64d43ff0c18 11055 /** Peripheral RTC base pointer */
mbed_official 146:f64d43ff0c18 11056 #define RTC ((RTC_Type *)RTC_BASE)
mbed_official 146:f64d43ff0c18 11057 #define RTC_BASE_PTR (RTC)
mbed_official 324:406fd2029f23 11058 /** Array initializer of RTC peripheral base addresses */
mbed_official 324:406fd2029f23 11059 #define RTC_BASE_ADDRS { RTC_BASE }
mbed_official 146:f64d43ff0c18 11060 /** Array initializer of RTC peripheral base pointers */
mbed_official 324:406fd2029f23 11061 #define RTC_BASE_PTRS { RTC }
mbed_official 324:406fd2029f23 11062 /** Interrupt vectors for the RTC peripheral type */
mbed_official 324:406fd2029f23 11063 #define RTC_IRQS { RTC_IRQn }
mbed_official 324:406fd2029f23 11064 #define RTC_SECONDS_IRQS { RTC_Seconds_IRQn }
mbed_official 146:f64d43ff0c18 11065
mbed_official 146:f64d43ff0c18 11066 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 11067 -- RTC - Register accessor macros
mbed_official 146:f64d43ff0c18 11068 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 11069
mbed_official 146:f64d43ff0c18 11070 /*!
mbed_official 146:f64d43ff0c18 11071 * @addtogroup RTC_Register_Accessor_Macros RTC - Register accessor macros
mbed_official 146:f64d43ff0c18 11072 * @{
mbed_official 146:f64d43ff0c18 11073 */
mbed_official 146:f64d43ff0c18 11074
mbed_official 146:f64d43ff0c18 11075
mbed_official 146:f64d43ff0c18 11076 /* RTC - Register instance definitions */
mbed_official 146:f64d43ff0c18 11077 /* RTC */
mbed_official 146:f64d43ff0c18 11078 #define RTC_TSR RTC_TSR_REG(RTC)
mbed_official 146:f64d43ff0c18 11079 #define RTC_TPR RTC_TPR_REG(RTC)
mbed_official 146:f64d43ff0c18 11080 #define RTC_TAR RTC_TAR_REG(RTC)
mbed_official 146:f64d43ff0c18 11081 #define RTC_TCR RTC_TCR_REG(RTC)
mbed_official 146:f64d43ff0c18 11082 #define RTC_CR RTC_CR_REG(RTC)
mbed_official 146:f64d43ff0c18 11083 #define RTC_SR RTC_SR_REG(RTC)
mbed_official 146:f64d43ff0c18 11084 #define RTC_LR RTC_LR_REG(RTC)
mbed_official 146:f64d43ff0c18 11085 #define RTC_IER RTC_IER_REG(RTC)
mbed_official 146:f64d43ff0c18 11086 #define RTC_WAR RTC_WAR_REG(RTC)
mbed_official 146:f64d43ff0c18 11087 #define RTC_RAR RTC_RAR_REG(RTC)
mbed_official 146:f64d43ff0c18 11088
mbed_official 146:f64d43ff0c18 11089 /*!
mbed_official 146:f64d43ff0c18 11090 * @}
mbed_official 146:f64d43ff0c18 11091 */ /* end of group RTC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 11092
mbed_official 146:f64d43ff0c18 11093
mbed_official 146:f64d43ff0c18 11094 /*!
mbed_official 146:f64d43ff0c18 11095 * @}
mbed_official 146:f64d43ff0c18 11096 */ /* end of group RTC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 11097
mbed_official 146:f64d43ff0c18 11098
mbed_official 146:f64d43ff0c18 11099 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 11100 -- SDHC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 11101 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 11102
mbed_official 146:f64d43ff0c18 11103 /*!
mbed_official 146:f64d43ff0c18 11104 * @addtogroup SDHC_Peripheral_Access_Layer SDHC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 11105 * @{
mbed_official 146:f64d43ff0c18 11106 */
mbed_official 146:f64d43ff0c18 11107
mbed_official 146:f64d43ff0c18 11108 /** SDHC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 11109 typedef struct {
mbed_official 146:f64d43ff0c18 11110 __IO uint32_t DSADDR; /**< DMA System Address register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 11111 __IO uint32_t BLKATTR; /**< Block Attributes register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 11112 __IO uint32_t CMDARG; /**< Command Argument register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 11113 __IO uint32_t XFERTYP; /**< Transfer Type register, offset: 0xC */
mbed_official 146:f64d43ff0c18 11114 __I uint32_t CMDRSP[4]; /**< Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 */
mbed_official 146:f64d43ff0c18 11115 __IO uint32_t DATPORT; /**< Buffer Data Port register, offset: 0x20 */
mbed_official 146:f64d43ff0c18 11116 __I uint32_t PRSSTAT; /**< Present State register, offset: 0x24 */
mbed_official 146:f64d43ff0c18 11117 __IO uint32_t PROCTL; /**< Protocol Control register, offset: 0x28 */
mbed_official 146:f64d43ff0c18 11118 __IO uint32_t SYSCTL; /**< System Control register, offset: 0x2C */
mbed_official 146:f64d43ff0c18 11119 __IO uint32_t IRQSTAT; /**< Interrupt Status register, offset: 0x30 */
mbed_official 146:f64d43ff0c18 11120 __IO uint32_t IRQSTATEN; /**< Interrupt Status Enable register, offset: 0x34 */
mbed_official 146:f64d43ff0c18 11121 __IO uint32_t IRQSIGEN; /**< Interrupt Signal Enable register, offset: 0x38 */
mbed_official 146:f64d43ff0c18 11122 __I uint32_t AC12ERR; /**< Auto CMD12 Error Status Register, offset: 0x3C */
mbed_official 146:f64d43ff0c18 11123 __I uint32_t HTCAPBLT; /**< Host Controller Capabilities, offset: 0x40 */
mbed_official 146:f64d43ff0c18 11124 __IO uint32_t WML; /**< Watermark Level Register, offset: 0x44 */
mbed_official 146:f64d43ff0c18 11125 uint8_t RESERVED_0[8];
mbed_official 146:f64d43ff0c18 11126 __O uint32_t FEVT; /**< Force Event register, offset: 0x50 */
mbed_official 146:f64d43ff0c18 11127 __I uint32_t ADMAES; /**< ADMA Error Status register, offset: 0x54 */
mbed_official 146:f64d43ff0c18 11128 __IO uint32_t ADSADDR; /**< ADMA System Addressregister, offset: 0x58 */
mbed_official 146:f64d43ff0c18 11129 uint8_t RESERVED_1[100];
mbed_official 146:f64d43ff0c18 11130 __IO uint32_t VENDOR; /**< Vendor Specific register, offset: 0xC0 */
mbed_official 146:f64d43ff0c18 11131 __IO uint32_t MMCBOOT; /**< MMC Boot register, offset: 0xC4 */
mbed_official 146:f64d43ff0c18 11132 uint8_t RESERVED_2[52];
mbed_official 146:f64d43ff0c18 11133 __I uint32_t HOSTVER; /**< Host Controller Version, offset: 0xFC */
mbed_official 146:f64d43ff0c18 11134 } SDHC_Type, *SDHC_MemMapPtr;
mbed_official 146:f64d43ff0c18 11135
mbed_official 146:f64d43ff0c18 11136 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 11137 -- SDHC - Register accessor macros
mbed_official 146:f64d43ff0c18 11138 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 11139
mbed_official 146:f64d43ff0c18 11140 /*!
mbed_official 146:f64d43ff0c18 11141 * @addtogroup SDHC_Register_Accessor_Macros SDHC - Register accessor macros
mbed_official 146:f64d43ff0c18 11142 * @{
mbed_official 146:f64d43ff0c18 11143 */
mbed_official 146:f64d43ff0c18 11144
mbed_official 146:f64d43ff0c18 11145
mbed_official 146:f64d43ff0c18 11146 /* SDHC - Register accessors */
mbed_official 146:f64d43ff0c18 11147 #define SDHC_DSADDR_REG(base) ((base)->DSADDR)
mbed_official 146:f64d43ff0c18 11148 #define SDHC_BLKATTR_REG(base) ((base)->BLKATTR)
mbed_official 146:f64d43ff0c18 11149 #define SDHC_CMDARG_REG(base) ((base)->CMDARG)
mbed_official 146:f64d43ff0c18 11150 #define SDHC_XFERTYP_REG(base) ((base)->XFERTYP)
mbed_official 146:f64d43ff0c18 11151 #define SDHC_CMDRSP_REG(base,index) ((base)->CMDRSP[index])
mbed_official 146:f64d43ff0c18 11152 #define SDHC_DATPORT_REG(base) ((base)->DATPORT)
mbed_official 146:f64d43ff0c18 11153 #define SDHC_PRSSTAT_REG(base) ((base)->PRSSTAT)
mbed_official 146:f64d43ff0c18 11154 #define SDHC_PROCTL_REG(base) ((base)->PROCTL)
mbed_official 146:f64d43ff0c18 11155 #define SDHC_SYSCTL_REG(base) ((base)->SYSCTL)
mbed_official 146:f64d43ff0c18 11156 #define SDHC_IRQSTAT_REG(base) ((base)->IRQSTAT)
mbed_official 146:f64d43ff0c18 11157 #define SDHC_IRQSTATEN_REG(base) ((base)->IRQSTATEN)
mbed_official 146:f64d43ff0c18 11158 #define SDHC_IRQSIGEN_REG(base) ((base)->IRQSIGEN)
mbed_official 146:f64d43ff0c18 11159 #define SDHC_AC12ERR_REG(base) ((base)->AC12ERR)
mbed_official 146:f64d43ff0c18 11160 #define SDHC_HTCAPBLT_REG(base) ((base)->HTCAPBLT)
mbed_official 146:f64d43ff0c18 11161 #define SDHC_WML_REG(base) ((base)->WML)
mbed_official 146:f64d43ff0c18 11162 #define SDHC_FEVT_REG(base) ((base)->FEVT)
mbed_official 146:f64d43ff0c18 11163 #define SDHC_ADMAES_REG(base) ((base)->ADMAES)
mbed_official 146:f64d43ff0c18 11164 #define SDHC_ADSADDR_REG(base) ((base)->ADSADDR)
mbed_official 146:f64d43ff0c18 11165 #define SDHC_VENDOR_REG(base) ((base)->VENDOR)
mbed_official 146:f64d43ff0c18 11166 #define SDHC_MMCBOOT_REG(base) ((base)->MMCBOOT)
mbed_official 146:f64d43ff0c18 11167 #define SDHC_HOSTVER_REG(base) ((base)->HOSTVER)
mbed_official 146:f64d43ff0c18 11168
mbed_official 146:f64d43ff0c18 11169 /*!
mbed_official 146:f64d43ff0c18 11170 * @}
mbed_official 146:f64d43ff0c18 11171 */ /* end of group SDHC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 11172
mbed_official 146:f64d43ff0c18 11173
mbed_official 146:f64d43ff0c18 11174 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 11175 -- SDHC Register Masks
mbed_official 146:f64d43ff0c18 11176 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 11177
mbed_official 146:f64d43ff0c18 11178 /*!
mbed_official 146:f64d43ff0c18 11179 * @addtogroup SDHC_Register_Masks SDHC Register Masks
mbed_official 146:f64d43ff0c18 11180 * @{
mbed_official 146:f64d43ff0c18 11181 */
mbed_official 146:f64d43ff0c18 11182
mbed_official 146:f64d43ff0c18 11183 /* DSADDR Bit Fields */
mbed_official 146:f64d43ff0c18 11184 #define SDHC_DSADDR_DSADDR_MASK 0xFFFFFFFCu
mbed_official 146:f64d43ff0c18 11185 #define SDHC_DSADDR_DSADDR_SHIFT 2
mbed_official 146:f64d43ff0c18 11186 #define SDHC_DSADDR_DSADDR(x) (((uint32_t)(((uint32_t)(x))<<SDHC_DSADDR_DSADDR_SHIFT))&SDHC_DSADDR_DSADDR_MASK)
mbed_official 146:f64d43ff0c18 11187 /* BLKATTR Bit Fields */
mbed_official 146:f64d43ff0c18 11188 #define SDHC_BLKATTR_BLKSIZE_MASK 0x1FFFu
mbed_official 146:f64d43ff0c18 11189 #define SDHC_BLKATTR_BLKSIZE_SHIFT 0
mbed_official 146:f64d43ff0c18 11190 #define SDHC_BLKATTR_BLKSIZE(x) (((uint32_t)(((uint32_t)(x))<<SDHC_BLKATTR_BLKSIZE_SHIFT))&SDHC_BLKATTR_BLKSIZE_MASK)
mbed_official 146:f64d43ff0c18 11191 #define SDHC_BLKATTR_BLKCNT_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 11192 #define SDHC_BLKATTR_BLKCNT_SHIFT 16
mbed_official 146:f64d43ff0c18 11193 #define SDHC_BLKATTR_BLKCNT(x) (((uint32_t)(((uint32_t)(x))<<SDHC_BLKATTR_BLKCNT_SHIFT))&SDHC_BLKATTR_BLKCNT_MASK)
mbed_official 146:f64d43ff0c18 11194 /* CMDARG Bit Fields */
mbed_official 146:f64d43ff0c18 11195 #define SDHC_CMDARG_CMDARG_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11196 #define SDHC_CMDARG_CMDARG_SHIFT 0
mbed_official 146:f64d43ff0c18 11197 #define SDHC_CMDARG_CMDARG(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDARG_CMDARG_SHIFT))&SDHC_CMDARG_CMDARG_MASK)
mbed_official 146:f64d43ff0c18 11198 /* XFERTYP Bit Fields */
mbed_official 146:f64d43ff0c18 11199 #define SDHC_XFERTYP_DMAEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 11200 #define SDHC_XFERTYP_DMAEN_SHIFT 0
mbed_official 146:f64d43ff0c18 11201 #define SDHC_XFERTYP_BCEN_MASK 0x2u
mbed_official 146:f64d43ff0c18 11202 #define SDHC_XFERTYP_BCEN_SHIFT 1
mbed_official 146:f64d43ff0c18 11203 #define SDHC_XFERTYP_AC12EN_MASK 0x4u
mbed_official 146:f64d43ff0c18 11204 #define SDHC_XFERTYP_AC12EN_SHIFT 2
mbed_official 146:f64d43ff0c18 11205 #define SDHC_XFERTYP_DTDSEL_MASK 0x10u
mbed_official 146:f64d43ff0c18 11206 #define SDHC_XFERTYP_DTDSEL_SHIFT 4
mbed_official 146:f64d43ff0c18 11207 #define SDHC_XFERTYP_MSBSEL_MASK 0x20u
mbed_official 146:f64d43ff0c18 11208 #define SDHC_XFERTYP_MSBSEL_SHIFT 5
mbed_official 146:f64d43ff0c18 11209 #define SDHC_XFERTYP_RSPTYP_MASK 0x30000u
mbed_official 146:f64d43ff0c18 11210 #define SDHC_XFERTYP_RSPTYP_SHIFT 16
mbed_official 146:f64d43ff0c18 11211 #define SDHC_XFERTYP_RSPTYP(x) (((uint32_t)(((uint32_t)(x))<<SDHC_XFERTYP_RSPTYP_SHIFT))&SDHC_XFERTYP_RSPTYP_MASK)
mbed_official 146:f64d43ff0c18 11212 #define SDHC_XFERTYP_CCCEN_MASK 0x80000u
mbed_official 146:f64d43ff0c18 11213 #define SDHC_XFERTYP_CCCEN_SHIFT 19
mbed_official 146:f64d43ff0c18 11214 #define SDHC_XFERTYP_CICEN_MASK 0x100000u
mbed_official 146:f64d43ff0c18 11215 #define SDHC_XFERTYP_CICEN_SHIFT 20
mbed_official 146:f64d43ff0c18 11216 #define SDHC_XFERTYP_DPSEL_MASK 0x200000u
mbed_official 146:f64d43ff0c18 11217 #define SDHC_XFERTYP_DPSEL_SHIFT 21
mbed_official 146:f64d43ff0c18 11218 #define SDHC_XFERTYP_CMDTYP_MASK 0xC00000u
mbed_official 146:f64d43ff0c18 11219 #define SDHC_XFERTYP_CMDTYP_SHIFT 22
mbed_official 146:f64d43ff0c18 11220 #define SDHC_XFERTYP_CMDTYP(x) (((uint32_t)(((uint32_t)(x))<<SDHC_XFERTYP_CMDTYP_SHIFT))&SDHC_XFERTYP_CMDTYP_MASK)
mbed_official 146:f64d43ff0c18 11221 #define SDHC_XFERTYP_CMDINX_MASK 0x3F000000u
mbed_official 146:f64d43ff0c18 11222 #define SDHC_XFERTYP_CMDINX_SHIFT 24
mbed_official 146:f64d43ff0c18 11223 #define SDHC_XFERTYP_CMDINX(x) (((uint32_t)(((uint32_t)(x))<<SDHC_XFERTYP_CMDINX_SHIFT))&SDHC_XFERTYP_CMDINX_MASK)
mbed_official 146:f64d43ff0c18 11224 /* CMDRSP Bit Fields */
mbed_official 146:f64d43ff0c18 11225 #define SDHC_CMDRSP_CMDRSP0_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11226 #define SDHC_CMDRSP_CMDRSP0_SHIFT 0
mbed_official 146:f64d43ff0c18 11227 #define SDHC_CMDRSP_CMDRSP0(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDRSP_CMDRSP0_SHIFT))&SDHC_CMDRSP_CMDRSP0_MASK)
mbed_official 146:f64d43ff0c18 11228 #define SDHC_CMDRSP_CMDRSP1_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11229 #define SDHC_CMDRSP_CMDRSP1_SHIFT 0
mbed_official 146:f64d43ff0c18 11230 #define SDHC_CMDRSP_CMDRSP1(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDRSP_CMDRSP1_SHIFT))&SDHC_CMDRSP_CMDRSP1_MASK)
mbed_official 146:f64d43ff0c18 11231 #define SDHC_CMDRSP_CMDRSP2_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11232 #define SDHC_CMDRSP_CMDRSP2_SHIFT 0
mbed_official 146:f64d43ff0c18 11233 #define SDHC_CMDRSP_CMDRSP2(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDRSP_CMDRSP2_SHIFT))&SDHC_CMDRSP_CMDRSP2_MASK)
mbed_official 146:f64d43ff0c18 11234 #define SDHC_CMDRSP_CMDRSP3_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11235 #define SDHC_CMDRSP_CMDRSP3_SHIFT 0
mbed_official 146:f64d43ff0c18 11236 #define SDHC_CMDRSP_CMDRSP3(x) (((uint32_t)(((uint32_t)(x))<<SDHC_CMDRSP_CMDRSP3_SHIFT))&SDHC_CMDRSP_CMDRSP3_MASK)
mbed_official 146:f64d43ff0c18 11237 /* DATPORT Bit Fields */
mbed_official 146:f64d43ff0c18 11238 #define SDHC_DATPORT_DATCONT_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11239 #define SDHC_DATPORT_DATCONT_SHIFT 0
mbed_official 146:f64d43ff0c18 11240 #define SDHC_DATPORT_DATCONT(x) (((uint32_t)(((uint32_t)(x))<<SDHC_DATPORT_DATCONT_SHIFT))&SDHC_DATPORT_DATCONT_MASK)
mbed_official 146:f64d43ff0c18 11241 /* PRSSTAT Bit Fields */
mbed_official 146:f64d43ff0c18 11242 #define SDHC_PRSSTAT_CIHB_MASK 0x1u
mbed_official 146:f64d43ff0c18 11243 #define SDHC_PRSSTAT_CIHB_SHIFT 0
mbed_official 146:f64d43ff0c18 11244 #define SDHC_PRSSTAT_CDIHB_MASK 0x2u
mbed_official 146:f64d43ff0c18 11245 #define SDHC_PRSSTAT_CDIHB_SHIFT 1
mbed_official 146:f64d43ff0c18 11246 #define SDHC_PRSSTAT_DLA_MASK 0x4u
mbed_official 146:f64d43ff0c18 11247 #define SDHC_PRSSTAT_DLA_SHIFT 2
mbed_official 146:f64d43ff0c18 11248 #define SDHC_PRSSTAT_SDSTB_MASK 0x8u
mbed_official 146:f64d43ff0c18 11249 #define SDHC_PRSSTAT_SDSTB_SHIFT 3
mbed_official 146:f64d43ff0c18 11250 #define SDHC_PRSSTAT_IPGOFF_MASK 0x10u
mbed_official 146:f64d43ff0c18 11251 #define SDHC_PRSSTAT_IPGOFF_SHIFT 4
mbed_official 146:f64d43ff0c18 11252 #define SDHC_PRSSTAT_HCKOFF_MASK 0x20u
mbed_official 146:f64d43ff0c18 11253 #define SDHC_PRSSTAT_HCKOFF_SHIFT 5
mbed_official 146:f64d43ff0c18 11254 #define SDHC_PRSSTAT_PEROFF_MASK 0x40u
mbed_official 146:f64d43ff0c18 11255 #define SDHC_PRSSTAT_PEROFF_SHIFT 6
mbed_official 146:f64d43ff0c18 11256 #define SDHC_PRSSTAT_SDOFF_MASK 0x80u
mbed_official 146:f64d43ff0c18 11257 #define SDHC_PRSSTAT_SDOFF_SHIFT 7
mbed_official 146:f64d43ff0c18 11258 #define SDHC_PRSSTAT_WTA_MASK 0x100u
mbed_official 146:f64d43ff0c18 11259 #define SDHC_PRSSTAT_WTA_SHIFT 8
mbed_official 146:f64d43ff0c18 11260 #define SDHC_PRSSTAT_RTA_MASK 0x200u
mbed_official 146:f64d43ff0c18 11261 #define SDHC_PRSSTAT_RTA_SHIFT 9
mbed_official 146:f64d43ff0c18 11262 #define SDHC_PRSSTAT_BWEN_MASK 0x400u
mbed_official 146:f64d43ff0c18 11263 #define SDHC_PRSSTAT_BWEN_SHIFT 10
mbed_official 146:f64d43ff0c18 11264 #define SDHC_PRSSTAT_BREN_MASK 0x800u
mbed_official 146:f64d43ff0c18 11265 #define SDHC_PRSSTAT_BREN_SHIFT 11
mbed_official 146:f64d43ff0c18 11266 #define SDHC_PRSSTAT_CINS_MASK 0x10000u
mbed_official 146:f64d43ff0c18 11267 #define SDHC_PRSSTAT_CINS_SHIFT 16
mbed_official 146:f64d43ff0c18 11268 #define SDHC_PRSSTAT_CLSL_MASK 0x800000u
mbed_official 146:f64d43ff0c18 11269 #define SDHC_PRSSTAT_CLSL_SHIFT 23
mbed_official 146:f64d43ff0c18 11270 #define SDHC_PRSSTAT_DLSL_MASK 0xFF000000u
mbed_official 146:f64d43ff0c18 11271 #define SDHC_PRSSTAT_DLSL_SHIFT 24
mbed_official 146:f64d43ff0c18 11272 #define SDHC_PRSSTAT_DLSL(x) (((uint32_t)(((uint32_t)(x))<<SDHC_PRSSTAT_DLSL_SHIFT))&SDHC_PRSSTAT_DLSL_MASK)
mbed_official 146:f64d43ff0c18 11273 /* PROCTL Bit Fields */
mbed_official 146:f64d43ff0c18 11274 #define SDHC_PROCTL_LCTL_MASK 0x1u
mbed_official 146:f64d43ff0c18 11275 #define SDHC_PROCTL_LCTL_SHIFT 0
mbed_official 146:f64d43ff0c18 11276 #define SDHC_PROCTL_DTW_MASK 0x6u
mbed_official 146:f64d43ff0c18 11277 #define SDHC_PROCTL_DTW_SHIFT 1
mbed_official 146:f64d43ff0c18 11278 #define SDHC_PROCTL_DTW(x) (((uint32_t)(((uint32_t)(x))<<SDHC_PROCTL_DTW_SHIFT))&SDHC_PROCTL_DTW_MASK)
mbed_official 146:f64d43ff0c18 11279 #define SDHC_PROCTL_D3CD_MASK 0x8u
mbed_official 146:f64d43ff0c18 11280 #define SDHC_PROCTL_D3CD_SHIFT 3
mbed_official 146:f64d43ff0c18 11281 #define SDHC_PROCTL_EMODE_MASK 0x30u
mbed_official 146:f64d43ff0c18 11282 #define SDHC_PROCTL_EMODE_SHIFT 4
mbed_official 146:f64d43ff0c18 11283 #define SDHC_PROCTL_EMODE(x) (((uint32_t)(((uint32_t)(x))<<SDHC_PROCTL_EMODE_SHIFT))&SDHC_PROCTL_EMODE_MASK)
mbed_official 146:f64d43ff0c18 11284 #define SDHC_PROCTL_CDTL_MASK 0x40u
mbed_official 146:f64d43ff0c18 11285 #define SDHC_PROCTL_CDTL_SHIFT 6
mbed_official 146:f64d43ff0c18 11286 #define SDHC_PROCTL_CDSS_MASK 0x80u
mbed_official 146:f64d43ff0c18 11287 #define SDHC_PROCTL_CDSS_SHIFT 7
mbed_official 146:f64d43ff0c18 11288 #define SDHC_PROCTL_DMAS_MASK 0x300u
mbed_official 146:f64d43ff0c18 11289 #define SDHC_PROCTL_DMAS_SHIFT 8
mbed_official 146:f64d43ff0c18 11290 #define SDHC_PROCTL_DMAS(x) (((uint32_t)(((uint32_t)(x))<<SDHC_PROCTL_DMAS_SHIFT))&SDHC_PROCTL_DMAS_MASK)
mbed_official 146:f64d43ff0c18 11291 #define SDHC_PROCTL_SABGREQ_MASK 0x10000u
mbed_official 146:f64d43ff0c18 11292 #define SDHC_PROCTL_SABGREQ_SHIFT 16
mbed_official 146:f64d43ff0c18 11293 #define SDHC_PROCTL_CREQ_MASK 0x20000u
mbed_official 146:f64d43ff0c18 11294 #define SDHC_PROCTL_CREQ_SHIFT 17
mbed_official 146:f64d43ff0c18 11295 #define SDHC_PROCTL_RWCTL_MASK 0x40000u
mbed_official 146:f64d43ff0c18 11296 #define SDHC_PROCTL_RWCTL_SHIFT 18
mbed_official 146:f64d43ff0c18 11297 #define SDHC_PROCTL_IABG_MASK 0x80000u
mbed_official 146:f64d43ff0c18 11298 #define SDHC_PROCTL_IABG_SHIFT 19
mbed_official 146:f64d43ff0c18 11299 #define SDHC_PROCTL_WECINT_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11300 #define SDHC_PROCTL_WECINT_SHIFT 24
mbed_official 146:f64d43ff0c18 11301 #define SDHC_PROCTL_WECINS_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 11302 #define SDHC_PROCTL_WECINS_SHIFT 25
mbed_official 146:f64d43ff0c18 11303 #define SDHC_PROCTL_WECRM_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 11304 #define SDHC_PROCTL_WECRM_SHIFT 26
mbed_official 146:f64d43ff0c18 11305 /* SYSCTL Bit Fields */
mbed_official 146:f64d43ff0c18 11306 #define SDHC_SYSCTL_IPGEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 11307 #define SDHC_SYSCTL_IPGEN_SHIFT 0
mbed_official 146:f64d43ff0c18 11308 #define SDHC_SYSCTL_HCKEN_MASK 0x2u
mbed_official 146:f64d43ff0c18 11309 #define SDHC_SYSCTL_HCKEN_SHIFT 1
mbed_official 146:f64d43ff0c18 11310 #define SDHC_SYSCTL_PEREN_MASK 0x4u
mbed_official 146:f64d43ff0c18 11311 #define SDHC_SYSCTL_PEREN_SHIFT 2
mbed_official 146:f64d43ff0c18 11312 #define SDHC_SYSCTL_SDCLKEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 11313 #define SDHC_SYSCTL_SDCLKEN_SHIFT 3
mbed_official 146:f64d43ff0c18 11314 #define SDHC_SYSCTL_DVS_MASK 0xF0u
mbed_official 146:f64d43ff0c18 11315 #define SDHC_SYSCTL_DVS_SHIFT 4
mbed_official 146:f64d43ff0c18 11316 #define SDHC_SYSCTL_DVS(x) (((uint32_t)(((uint32_t)(x))<<SDHC_SYSCTL_DVS_SHIFT))&SDHC_SYSCTL_DVS_MASK)
mbed_official 146:f64d43ff0c18 11317 #define SDHC_SYSCTL_SDCLKFS_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 11318 #define SDHC_SYSCTL_SDCLKFS_SHIFT 8
mbed_official 146:f64d43ff0c18 11319 #define SDHC_SYSCTL_SDCLKFS(x) (((uint32_t)(((uint32_t)(x))<<SDHC_SYSCTL_SDCLKFS_SHIFT))&SDHC_SYSCTL_SDCLKFS_MASK)
mbed_official 146:f64d43ff0c18 11320 #define SDHC_SYSCTL_DTOCV_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 11321 #define SDHC_SYSCTL_DTOCV_SHIFT 16
mbed_official 146:f64d43ff0c18 11322 #define SDHC_SYSCTL_DTOCV(x) (((uint32_t)(((uint32_t)(x))<<SDHC_SYSCTL_DTOCV_SHIFT))&SDHC_SYSCTL_DTOCV_MASK)
mbed_official 146:f64d43ff0c18 11323 #define SDHC_SYSCTL_RSTA_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11324 #define SDHC_SYSCTL_RSTA_SHIFT 24
mbed_official 146:f64d43ff0c18 11325 #define SDHC_SYSCTL_RSTC_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 11326 #define SDHC_SYSCTL_RSTC_SHIFT 25
mbed_official 146:f64d43ff0c18 11327 #define SDHC_SYSCTL_RSTD_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 11328 #define SDHC_SYSCTL_RSTD_SHIFT 26
mbed_official 146:f64d43ff0c18 11329 #define SDHC_SYSCTL_INITA_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 11330 #define SDHC_SYSCTL_INITA_SHIFT 27
mbed_official 146:f64d43ff0c18 11331 /* IRQSTAT Bit Fields */
mbed_official 146:f64d43ff0c18 11332 #define SDHC_IRQSTAT_CC_MASK 0x1u
mbed_official 146:f64d43ff0c18 11333 #define SDHC_IRQSTAT_CC_SHIFT 0
mbed_official 146:f64d43ff0c18 11334 #define SDHC_IRQSTAT_TC_MASK 0x2u
mbed_official 146:f64d43ff0c18 11335 #define SDHC_IRQSTAT_TC_SHIFT 1
mbed_official 146:f64d43ff0c18 11336 #define SDHC_IRQSTAT_BGE_MASK 0x4u
mbed_official 146:f64d43ff0c18 11337 #define SDHC_IRQSTAT_BGE_SHIFT 2
mbed_official 146:f64d43ff0c18 11338 #define SDHC_IRQSTAT_DINT_MASK 0x8u
mbed_official 146:f64d43ff0c18 11339 #define SDHC_IRQSTAT_DINT_SHIFT 3
mbed_official 146:f64d43ff0c18 11340 #define SDHC_IRQSTAT_BWR_MASK 0x10u
mbed_official 146:f64d43ff0c18 11341 #define SDHC_IRQSTAT_BWR_SHIFT 4
mbed_official 146:f64d43ff0c18 11342 #define SDHC_IRQSTAT_BRR_MASK 0x20u
mbed_official 146:f64d43ff0c18 11343 #define SDHC_IRQSTAT_BRR_SHIFT 5
mbed_official 146:f64d43ff0c18 11344 #define SDHC_IRQSTAT_CINS_MASK 0x40u
mbed_official 146:f64d43ff0c18 11345 #define SDHC_IRQSTAT_CINS_SHIFT 6
mbed_official 146:f64d43ff0c18 11346 #define SDHC_IRQSTAT_CRM_MASK 0x80u
mbed_official 146:f64d43ff0c18 11347 #define SDHC_IRQSTAT_CRM_SHIFT 7
mbed_official 146:f64d43ff0c18 11348 #define SDHC_IRQSTAT_CINT_MASK 0x100u
mbed_official 146:f64d43ff0c18 11349 #define SDHC_IRQSTAT_CINT_SHIFT 8
mbed_official 146:f64d43ff0c18 11350 #define SDHC_IRQSTAT_CTOE_MASK 0x10000u
mbed_official 146:f64d43ff0c18 11351 #define SDHC_IRQSTAT_CTOE_SHIFT 16
mbed_official 146:f64d43ff0c18 11352 #define SDHC_IRQSTAT_CCE_MASK 0x20000u
mbed_official 146:f64d43ff0c18 11353 #define SDHC_IRQSTAT_CCE_SHIFT 17
mbed_official 146:f64d43ff0c18 11354 #define SDHC_IRQSTAT_CEBE_MASK 0x40000u
mbed_official 146:f64d43ff0c18 11355 #define SDHC_IRQSTAT_CEBE_SHIFT 18
mbed_official 146:f64d43ff0c18 11356 #define SDHC_IRQSTAT_CIE_MASK 0x80000u
mbed_official 146:f64d43ff0c18 11357 #define SDHC_IRQSTAT_CIE_SHIFT 19
mbed_official 146:f64d43ff0c18 11358 #define SDHC_IRQSTAT_DTOE_MASK 0x100000u
mbed_official 146:f64d43ff0c18 11359 #define SDHC_IRQSTAT_DTOE_SHIFT 20
mbed_official 146:f64d43ff0c18 11360 #define SDHC_IRQSTAT_DCE_MASK 0x200000u
mbed_official 146:f64d43ff0c18 11361 #define SDHC_IRQSTAT_DCE_SHIFT 21
mbed_official 146:f64d43ff0c18 11362 #define SDHC_IRQSTAT_DEBE_MASK 0x400000u
mbed_official 146:f64d43ff0c18 11363 #define SDHC_IRQSTAT_DEBE_SHIFT 22
mbed_official 146:f64d43ff0c18 11364 #define SDHC_IRQSTAT_AC12E_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11365 #define SDHC_IRQSTAT_AC12E_SHIFT 24
mbed_official 146:f64d43ff0c18 11366 #define SDHC_IRQSTAT_DMAE_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 11367 #define SDHC_IRQSTAT_DMAE_SHIFT 28
mbed_official 146:f64d43ff0c18 11368 /* IRQSTATEN Bit Fields */
mbed_official 146:f64d43ff0c18 11369 #define SDHC_IRQSTATEN_CCSEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 11370 #define SDHC_IRQSTATEN_CCSEN_SHIFT 0
mbed_official 146:f64d43ff0c18 11371 #define SDHC_IRQSTATEN_TCSEN_MASK 0x2u
mbed_official 146:f64d43ff0c18 11372 #define SDHC_IRQSTATEN_TCSEN_SHIFT 1
mbed_official 146:f64d43ff0c18 11373 #define SDHC_IRQSTATEN_BGESEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 11374 #define SDHC_IRQSTATEN_BGESEN_SHIFT 2
mbed_official 146:f64d43ff0c18 11375 #define SDHC_IRQSTATEN_DINTSEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 11376 #define SDHC_IRQSTATEN_DINTSEN_SHIFT 3
mbed_official 146:f64d43ff0c18 11377 #define SDHC_IRQSTATEN_BWRSEN_MASK 0x10u
mbed_official 146:f64d43ff0c18 11378 #define SDHC_IRQSTATEN_BWRSEN_SHIFT 4
mbed_official 146:f64d43ff0c18 11379 #define SDHC_IRQSTATEN_BRRSEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 11380 #define SDHC_IRQSTATEN_BRRSEN_SHIFT 5
mbed_official 146:f64d43ff0c18 11381 #define SDHC_IRQSTATEN_CINSEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 11382 #define SDHC_IRQSTATEN_CINSEN_SHIFT 6
mbed_official 146:f64d43ff0c18 11383 #define SDHC_IRQSTATEN_CRMSEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 11384 #define SDHC_IRQSTATEN_CRMSEN_SHIFT 7
mbed_official 146:f64d43ff0c18 11385 #define SDHC_IRQSTATEN_CINTSEN_MASK 0x100u
mbed_official 146:f64d43ff0c18 11386 #define SDHC_IRQSTATEN_CINTSEN_SHIFT 8
mbed_official 146:f64d43ff0c18 11387 #define SDHC_IRQSTATEN_CTOESEN_MASK 0x10000u
mbed_official 146:f64d43ff0c18 11388 #define SDHC_IRQSTATEN_CTOESEN_SHIFT 16
mbed_official 146:f64d43ff0c18 11389 #define SDHC_IRQSTATEN_CCESEN_MASK 0x20000u
mbed_official 146:f64d43ff0c18 11390 #define SDHC_IRQSTATEN_CCESEN_SHIFT 17
mbed_official 146:f64d43ff0c18 11391 #define SDHC_IRQSTATEN_CEBESEN_MASK 0x40000u
mbed_official 146:f64d43ff0c18 11392 #define SDHC_IRQSTATEN_CEBESEN_SHIFT 18
mbed_official 146:f64d43ff0c18 11393 #define SDHC_IRQSTATEN_CIESEN_MASK 0x80000u
mbed_official 146:f64d43ff0c18 11394 #define SDHC_IRQSTATEN_CIESEN_SHIFT 19
mbed_official 146:f64d43ff0c18 11395 #define SDHC_IRQSTATEN_DTOESEN_MASK 0x100000u
mbed_official 146:f64d43ff0c18 11396 #define SDHC_IRQSTATEN_DTOESEN_SHIFT 20
mbed_official 146:f64d43ff0c18 11397 #define SDHC_IRQSTATEN_DCESEN_MASK 0x200000u
mbed_official 146:f64d43ff0c18 11398 #define SDHC_IRQSTATEN_DCESEN_SHIFT 21
mbed_official 146:f64d43ff0c18 11399 #define SDHC_IRQSTATEN_DEBESEN_MASK 0x400000u
mbed_official 146:f64d43ff0c18 11400 #define SDHC_IRQSTATEN_DEBESEN_SHIFT 22
mbed_official 146:f64d43ff0c18 11401 #define SDHC_IRQSTATEN_AC12ESEN_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11402 #define SDHC_IRQSTATEN_AC12ESEN_SHIFT 24
mbed_official 146:f64d43ff0c18 11403 #define SDHC_IRQSTATEN_DMAESEN_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 11404 #define SDHC_IRQSTATEN_DMAESEN_SHIFT 28
mbed_official 146:f64d43ff0c18 11405 /* IRQSIGEN Bit Fields */
mbed_official 146:f64d43ff0c18 11406 #define SDHC_IRQSIGEN_CCIEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 11407 #define SDHC_IRQSIGEN_CCIEN_SHIFT 0
mbed_official 146:f64d43ff0c18 11408 #define SDHC_IRQSIGEN_TCIEN_MASK 0x2u
mbed_official 146:f64d43ff0c18 11409 #define SDHC_IRQSIGEN_TCIEN_SHIFT 1
mbed_official 146:f64d43ff0c18 11410 #define SDHC_IRQSIGEN_BGEIEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 11411 #define SDHC_IRQSIGEN_BGEIEN_SHIFT 2
mbed_official 146:f64d43ff0c18 11412 #define SDHC_IRQSIGEN_DINTIEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 11413 #define SDHC_IRQSIGEN_DINTIEN_SHIFT 3
mbed_official 146:f64d43ff0c18 11414 #define SDHC_IRQSIGEN_BWRIEN_MASK 0x10u
mbed_official 146:f64d43ff0c18 11415 #define SDHC_IRQSIGEN_BWRIEN_SHIFT 4
mbed_official 146:f64d43ff0c18 11416 #define SDHC_IRQSIGEN_BRRIEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 11417 #define SDHC_IRQSIGEN_BRRIEN_SHIFT 5
mbed_official 146:f64d43ff0c18 11418 #define SDHC_IRQSIGEN_CINSIEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 11419 #define SDHC_IRQSIGEN_CINSIEN_SHIFT 6
mbed_official 146:f64d43ff0c18 11420 #define SDHC_IRQSIGEN_CRMIEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 11421 #define SDHC_IRQSIGEN_CRMIEN_SHIFT 7
mbed_official 146:f64d43ff0c18 11422 #define SDHC_IRQSIGEN_CINTIEN_MASK 0x100u
mbed_official 146:f64d43ff0c18 11423 #define SDHC_IRQSIGEN_CINTIEN_SHIFT 8
mbed_official 146:f64d43ff0c18 11424 #define SDHC_IRQSIGEN_CTOEIEN_MASK 0x10000u
mbed_official 146:f64d43ff0c18 11425 #define SDHC_IRQSIGEN_CTOEIEN_SHIFT 16
mbed_official 146:f64d43ff0c18 11426 #define SDHC_IRQSIGEN_CCEIEN_MASK 0x20000u
mbed_official 146:f64d43ff0c18 11427 #define SDHC_IRQSIGEN_CCEIEN_SHIFT 17
mbed_official 146:f64d43ff0c18 11428 #define SDHC_IRQSIGEN_CEBEIEN_MASK 0x40000u
mbed_official 146:f64d43ff0c18 11429 #define SDHC_IRQSIGEN_CEBEIEN_SHIFT 18
mbed_official 146:f64d43ff0c18 11430 #define SDHC_IRQSIGEN_CIEIEN_MASK 0x80000u
mbed_official 146:f64d43ff0c18 11431 #define SDHC_IRQSIGEN_CIEIEN_SHIFT 19
mbed_official 146:f64d43ff0c18 11432 #define SDHC_IRQSIGEN_DTOEIEN_MASK 0x100000u
mbed_official 146:f64d43ff0c18 11433 #define SDHC_IRQSIGEN_DTOEIEN_SHIFT 20
mbed_official 146:f64d43ff0c18 11434 #define SDHC_IRQSIGEN_DCEIEN_MASK 0x200000u
mbed_official 146:f64d43ff0c18 11435 #define SDHC_IRQSIGEN_DCEIEN_SHIFT 21
mbed_official 146:f64d43ff0c18 11436 #define SDHC_IRQSIGEN_DEBEIEN_MASK 0x400000u
mbed_official 146:f64d43ff0c18 11437 #define SDHC_IRQSIGEN_DEBEIEN_SHIFT 22
mbed_official 146:f64d43ff0c18 11438 #define SDHC_IRQSIGEN_AC12EIEN_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11439 #define SDHC_IRQSIGEN_AC12EIEN_SHIFT 24
mbed_official 146:f64d43ff0c18 11440 #define SDHC_IRQSIGEN_DMAEIEN_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 11441 #define SDHC_IRQSIGEN_DMAEIEN_SHIFT 28
mbed_official 146:f64d43ff0c18 11442 /* AC12ERR Bit Fields */
mbed_official 146:f64d43ff0c18 11443 #define SDHC_AC12ERR_AC12NE_MASK 0x1u
mbed_official 146:f64d43ff0c18 11444 #define SDHC_AC12ERR_AC12NE_SHIFT 0
mbed_official 146:f64d43ff0c18 11445 #define SDHC_AC12ERR_AC12TOE_MASK 0x2u
mbed_official 146:f64d43ff0c18 11446 #define SDHC_AC12ERR_AC12TOE_SHIFT 1
mbed_official 146:f64d43ff0c18 11447 #define SDHC_AC12ERR_AC12EBE_MASK 0x4u
mbed_official 146:f64d43ff0c18 11448 #define SDHC_AC12ERR_AC12EBE_SHIFT 2
mbed_official 146:f64d43ff0c18 11449 #define SDHC_AC12ERR_AC12CE_MASK 0x8u
mbed_official 146:f64d43ff0c18 11450 #define SDHC_AC12ERR_AC12CE_SHIFT 3
mbed_official 146:f64d43ff0c18 11451 #define SDHC_AC12ERR_AC12IE_MASK 0x10u
mbed_official 146:f64d43ff0c18 11452 #define SDHC_AC12ERR_AC12IE_SHIFT 4
mbed_official 146:f64d43ff0c18 11453 #define SDHC_AC12ERR_CNIBAC12E_MASK 0x80u
mbed_official 146:f64d43ff0c18 11454 #define SDHC_AC12ERR_CNIBAC12E_SHIFT 7
mbed_official 146:f64d43ff0c18 11455 /* HTCAPBLT Bit Fields */
mbed_official 146:f64d43ff0c18 11456 #define SDHC_HTCAPBLT_MBL_MASK 0x70000u
mbed_official 146:f64d43ff0c18 11457 #define SDHC_HTCAPBLT_MBL_SHIFT 16
mbed_official 146:f64d43ff0c18 11458 #define SDHC_HTCAPBLT_MBL(x) (((uint32_t)(((uint32_t)(x))<<SDHC_HTCAPBLT_MBL_SHIFT))&SDHC_HTCAPBLT_MBL_MASK)
mbed_official 146:f64d43ff0c18 11459 #define SDHC_HTCAPBLT_ADMAS_MASK 0x100000u
mbed_official 146:f64d43ff0c18 11460 #define SDHC_HTCAPBLT_ADMAS_SHIFT 20
mbed_official 146:f64d43ff0c18 11461 #define SDHC_HTCAPBLT_HSS_MASK 0x200000u
mbed_official 146:f64d43ff0c18 11462 #define SDHC_HTCAPBLT_HSS_SHIFT 21
mbed_official 146:f64d43ff0c18 11463 #define SDHC_HTCAPBLT_DMAS_MASK 0x400000u
mbed_official 146:f64d43ff0c18 11464 #define SDHC_HTCAPBLT_DMAS_SHIFT 22
mbed_official 146:f64d43ff0c18 11465 #define SDHC_HTCAPBLT_SRS_MASK 0x800000u
mbed_official 146:f64d43ff0c18 11466 #define SDHC_HTCAPBLT_SRS_SHIFT 23
mbed_official 146:f64d43ff0c18 11467 #define SDHC_HTCAPBLT_VS33_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11468 #define SDHC_HTCAPBLT_VS33_SHIFT 24
mbed_official 146:f64d43ff0c18 11469 /* WML Bit Fields */
mbed_official 146:f64d43ff0c18 11470 #define SDHC_WML_RDWML_MASK 0xFFu
mbed_official 146:f64d43ff0c18 11471 #define SDHC_WML_RDWML_SHIFT 0
mbed_official 146:f64d43ff0c18 11472 #define SDHC_WML_RDWML(x) (((uint32_t)(((uint32_t)(x))<<SDHC_WML_RDWML_SHIFT))&SDHC_WML_RDWML_MASK)
mbed_official 146:f64d43ff0c18 11473 #define SDHC_WML_WRWML_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 11474 #define SDHC_WML_WRWML_SHIFT 16
mbed_official 146:f64d43ff0c18 11475 #define SDHC_WML_WRWML(x) (((uint32_t)(((uint32_t)(x))<<SDHC_WML_WRWML_SHIFT))&SDHC_WML_WRWML_MASK)
mbed_official 146:f64d43ff0c18 11476 /* FEVT Bit Fields */
mbed_official 146:f64d43ff0c18 11477 #define SDHC_FEVT_AC12NE_MASK 0x1u
mbed_official 146:f64d43ff0c18 11478 #define SDHC_FEVT_AC12NE_SHIFT 0
mbed_official 146:f64d43ff0c18 11479 #define SDHC_FEVT_AC12TOE_MASK 0x2u
mbed_official 146:f64d43ff0c18 11480 #define SDHC_FEVT_AC12TOE_SHIFT 1
mbed_official 146:f64d43ff0c18 11481 #define SDHC_FEVT_AC12CE_MASK 0x4u
mbed_official 146:f64d43ff0c18 11482 #define SDHC_FEVT_AC12CE_SHIFT 2
mbed_official 146:f64d43ff0c18 11483 #define SDHC_FEVT_AC12EBE_MASK 0x8u
mbed_official 146:f64d43ff0c18 11484 #define SDHC_FEVT_AC12EBE_SHIFT 3
mbed_official 146:f64d43ff0c18 11485 #define SDHC_FEVT_AC12IE_MASK 0x10u
mbed_official 146:f64d43ff0c18 11486 #define SDHC_FEVT_AC12IE_SHIFT 4
mbed_official 146:f64d43ff0c18 11487 #define SDHC_FEVT_CNIBAC12E_MASK 0x80u
mbed_official 146:f64d43ff0c18 11488 #define SDHC_FEVT_CNIBAC12E_SHIFT 7
mbed_official 146:f64d43ff0c18 11489 #define SDHC_FEVT_CTOE_MASK 0x10000u
mbed_official 146:f64d43ff0c18 11490 #define SDHC_FEVT_CTOE_SHIFT 16
mbed_official 146:f64d43ff0c18 11491 #define SDHC_FEVT_CCE_MASK 0x20000u
mbed_official 146:f64d43ff0c18 11492 #define SDHC_FEVT_CCE_SHIFT 17
mbed_official 146:f64d43ff0c18 11493 #define SDHC_FEVT_CEBE_MASK 0x40000u
mbed_official 146:f64d43ff0c18 11494 #define SDHC_FEVT_CEBE_SHIFT 18
mbed_official 146:f64d43ff0c18 11495 #define SDHC_FEVT_CIE_MASK 0x80000u
mbed_official 146:f64d43ff0c18 11496 #define SDHC_FEVT_CIE_SHIFT 19
mbed_official 146:f64d43ff0c18 11497 #define SDHC_FEVT_DTOE_MASK 0x100000u
mbed_official 146:f64d43ff0c18 11498 #define SDHC_FEVT_DTOE_SHIFT 20
mbed_official 146:f64d43ff0c18 11499 #define SDHC_FEVT_DCE_MASK 0x200000u
mbed_official 146:f64d43ff0c18 11500 #define SDHC_FEVT_DCE_SHIFT 21
mbed_official 146:f64d43ff0c18 11501 #define SDHC_FEVT_DEBE_MASK 0x400000u
mbed_official 146:f64d43ff0c18 11502 #define SDHC_FEVT_DEBE_SHIFT 22
mbed_official 146:f64d43ff0c18 11503 #define SDHC_FEVT_AC12E_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11504 #define SDHC_FEVT_AC12E_SHIFT 24
mbed_official 146:f64d43ff0c18 11505 #define SDHC_FEVT_DMAE_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 11506 #define SDHC_FEVT_DMAE_SHIFT 28
mbed_official 146:f64d43ff0c18 11507 #define SDHC_FEVT_CINT_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 11508 #define SDHC_FEVT_CINT_SHIFT 31
mbed_official 146:f64d43ff0c18 11509 /* ADMAES Bit Fields */
mbed_official 146:f64d43ff0c18 11510 #define SDHC_ADMAES_ADMAES_MASK 0x3u
mbed_official 146:f64d43ff0c18 11511 #define SDHC_ADMAES_ADMAES_SHIFT 0
mbed_official 146:f64d43ff0c18 11512 #define SDHC_ADMAES_ADMAES(x) (((uint32_t)(((uint32_t)(x))<<SDHC_ADMAES_ADMAES_SHIFT))&SDHC_ADMAES_ADMAES_MASK)
mbed_official 146:f64d43ff0c18 11513 #define SDHC_ADMAES_ADMALME_MASK 0x4u
mbed_official 146:f64d43ff0c18 11514 #define SDHC_ADMAES_ADMALME_SHIFT 2
mbed_official 146:f64d43ff0c18 11515 #define SDHC_ADMAES_ADMADCE_MASK 0x8u
mbed_official 146:f64d43ff0c18 11516 #define SDHC_ADMAES_ADMADCE_SHIFT 3
mbed_official 146:f64d43ff0c18 11517 /* ADSADDR Bit Fields */
mbed_official 146:f64d43ff0c18 11518 #define SDHC_ADSADDR_ADSADDR_MASK 0xFFFFFFFCu
mbed_official 146:f64d43ff0c18 11519 #define SDHC_ADSADDR_ADSADDR_SHIFT 2
mbed_official 146:f64d43ff0c18 11520 #define SDHC_ADSADDR_ADSADDR(x) (((uint32_t)(((uint32_t)(x))<<SDHC_ADSADDR_ADSADDR_SHIFT))&SDHC_ADSADDR_ADSADDR_MASK)
mbed_official 146:f64d43ff0c18 11521 /* VENDOR Bit Fields */
mbed_official 146:f64d43ff0c18 11522 #define SDHC_VENDOR_EXTDMAEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 11523 #define SDHC_VENDOR_EXTDMAEN_SHIFT 0
mbed_official 146:f64d43ff0c18 11524 #define SDHC_VENDOR_EXBLKNU_MASK 0x2u
mbed_official 146:f64d43ff0c18 11525 #define SDHC_VENDOR_EXBLKNU_SHIFT 1
mbed_official 146:f64d43ff0c18 11526 #define SDHC_VENDOR_INTSTVAL_MASK 0xFF0000u
mbed_official 146:f64d43ff0c18 11527 #define SDHC_VENDOR_INTSTVAL_SHIFT 16
mbed_official 146:f64d43ff0c18 11528 #define SDHC_VENDOR_INTSTVAL(x) (((uint32_t)(((uint32_t)(x))<<SDHC_VENDOR_INTSTVAL_SHIFT))&SDHC_VENDOR_INTSTVAL_MASK)
mbed_official 146:f64d43ff0c18 11529 /* MMCBOOT Bit Fields */
mbed_official 146:f64d43ff0c18 11530 #define SDHC_MMCBOOT_DTOCVACK_MASK 0xFu
mbed_official 146:f64d43ff0c18 11531 #define SDHC_MMCBOOT_DTOCVACK_SHIFT 0
mbed_official 146:f64d43ff0c18 11532 #define SDHC_MMCBOOT_DTOCVACK(x) (((uint32_t)(((uint32_t)(x))<<SDHC_MMCBOOT_DTOCVACK_SHIFT))&SDHC_MMCBOOT_DTOCVACK_MASK)
mbed_official 146:f64d43ff0c18 11533 #define SDHC_MMCBOOT_BOOTACK_MASK 0x10u
mbed_official 146:f64d43ff0c18 11534 #define SDHC_MMCBOOT_BOOTACK_SHIFT 4
mbed_official 146:f64d43ff0c18 11535 #define SDHC_MMCBOOT_BOOTMODE_MASK 0x20u
mbed_official 146:f64d43ff0c18 11536 #define SDHC_MMCBOOT_BOOTMODE_SHIFT 5
mbed_official 146:f64d43ff0c18 11537 #define SDHC_MMCBOOT_BOOTEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 11538 #define SDHC_MMCBOOT_BOOTEN_SHIFT 6
mbed_official 146:f64d43ff0c18 11539 #define SDHC_MMCBOOT_AUTOSABGEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 11540 #define SDHC_MMCBOOT_AUTOSABGEN_SHIFT 7
mbed_official 146:f64d43ff0c18 11541 #define SDHC_MMCBOOT_BOOTBLKCNT_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 11542 #define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT 16
mbed_official 146:f64d43ff0c18 11543 #define SDHC_MMCBOOT_BOOTBLKCNT(x) (((uint32_t)(((uint32_t)(x))<<SDHC_MMCBOOT_BOOTBLKCNT_SHIFT))&SDHC_MMCBOOT_BOOTBLKCNT_MASK)
mbed_official 146:f64d43ff0c18 11544 /* HOSTVER Bit Fields */
mbed_official 146:f64d43ff0c18 11545 #define SDHC_HOSTVER_SVN_MASK 0xFFu
mbed_official 146:f64d43ff0c18 11546 #define SDHC_HOSTVER_SVN_SHIFT 0
mbed_official 146:f64d43ff0c18 11547 #define SDHC_HOSTVER_SVN(x) (((uint32_t)(((uint32_t)(x))<<SDHC_HOSTVER_SVN_SHIFT))&SDHC_HOSTVER_SVN_MASK)
mbed_official 146:f64d43ff0c18 11548 #define SDHC_HOSTVER_VVN_MASK 0xFF00u
mbed_official 146:f64d43ff0c18 11549 #define SDHC_HOSTVER_VVN_SHIFT 8
mbed_official 146:f64d43ff0c18 11550 #define SDHC_HOSTVER_VVN(x) (((uint32_t)(((uint32_t)(x))<<SDHC_HOSTVER_VVN_SHIFT))&SDHC_HOSTVER_VVN_MASK)
mbed_official 146:f64d43ff0c18 11551
mbed_official 146:f64d43ff0c18 11552 /*!
mbed_official 146:f64d43ff0c18 11553 * @}
mbed_official 146:f64d43ff0c18 11554 */ /* end of group SDHC_Register_Masks */
mbed_official 146:f64d43ff0c18 11555
mbed_official 146:f64d43ff0c18 11556
mbed_official 146:f64d43ff0c18 11557 /* SDHC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 11558 /** Peripheral SDHC base address */
mbed_official 146:f64d43ff0c18 11559 #define SDHC_BASE (0x400B1000u)
mbed_official 146:f64d43ff0c18 11560 /** Peripheral SDHC base pointer */
mbed_official 146:f64d43ff0c18 11561 #define SDHC ((SDHC_Type *)SDHC_BASE)
mbed_official 146:f64d43ff0c18 11562 #define SDHC_BASE_PTR (SDHC)
mbed_official 324:406fd2029f23 11563 /** Array initializer of SDHC peripheral base addresses */
mbed_official 324:406fd2029f23 11564 #define SDHC_BASE_ADDRS { SDHC_BASE }
mbed_official 146:f64d43ff0c18 11565 /** Array initializer of SDHC peripheral base pointers */
mbed_official 324:406fd2029f23 11566 #define SDHC_BASE_PTRS { SDHC }
mbed_official 324:406fd2029f23 11567 /** Interrupt vectors for the SDHC peripheral type */
mbed_official 324:406fd2029f23 11568 #define SDHC_IRQS { SDHC_IRQn }
mbed_official 146:f64d43ff0c18 11569
mbed_official 146:f64d43ff0c18 11570 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 11571 -- SDHC - Register accessor macros
mbed_official 146:f64d43ff0c18 11572 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 11573
mbed_official 146:f64d43ff0c18 11574 /*!
mbed_official 146:f64d43ff0c18 11575 * @addtogroup SDHC_Register_Accessor_Macros SDHC - Register accessor macros
mbed_official 146:f64d43ff0c18 11576 * @{
mbed_official 146:f64d43ff0c18 11577 */
mbed_official 146:f64d43ff0c18 11578
mbed_official 146:f64d43ff0c18 11579
mbed_official 146:f64d43ff0c18 11580 /* SDHC - Register instance definitions */
mbed_official 146:f64d43ff0c18 11581 /* SDHC */
mbed_official 146:f64d43ff0c18 11582 #define SDHC_DSADDR SDHC_DSADDR_REG(SDHC)
mbed_official 146:f64d43ff0c18 11583 #define SDHC_BLKATTR SDHC_BLKATTR_REG(SDHC)
mbed_official 146:f64d43ff0c18 11584 #define SDHC_CMDARG SDHC_CMDARG_REG(SDHC)
mbed_official 146:f64d43ff0c18 11585 #define SDHC_XFERTYP SDHC_XFERTYP_REG(SDHC)
mbed_official 146:f64d43ff0c18 11586 #define SDHC_CMDRSP0 SDHC_CMDRSP_REG(SDHC,0)
mbed_official 146:f64d43ff0c18 11587 #define SDHC_CMDRSP1 SDHC_CMDRSP_REG(SDHC,1)
mbed_official 146:f64d43ff0c18 11588 #define SDHC_CMDRSP2 SDHC_CMDRSP_REG(SDHC,2)
mbed_official 146:f64d43ff0c18 11589 #define SDHC_CMDRSP3 SDHC_CMDRSP_REG(SDHC,3)
mbed_official 146:f64d43ff0c18 11590 #define SDHC_DATPORT SDHC_DATPORT_REG(SDHC)
mbed_official 146:f64d43ff0c18 11591 #define SDHC_PRSSTAT SDHC_PRSSTAT_REG(SDHC)
mbed_official 146:f64d43ff0c18 11592 #define SDHC_PROCTL SDHC_PROCTL_REG(SDHC)
mbed_official 146:f64d43ff0c18 11593 #define SDHC_SYSCTL SDHC_SYSCTL_REG(SDHC)
mbed_official 146:f64d43ff0c18 11594 #define SDHC_IRQSTAT SDHC_IRQSTAT_REG(SDHC)
mbed_official 146:f64d43ff0c18 11595 #define SDHC_IRQSTATEN SDHC_IRQSTATEN_REG(SDHC)
mbed_official 146:f64d43ff0c18 11596 #define SDHC_IRQSIGEN SDHC_IRQSIGEN_REG(SDHC)
mbed_official 146:f64d43ff0c18 11597 #define SDHC_AC12ERR SDHC_AC12ERR_REG(SDHC)
mbed_official 146:f64d43ff0c18 11598 #define SDHC_HTCAPBLT SDHC_HTCAPBLT_REG(SDHC)
mbed_official 146:f64d43ff0c18 11599 #define SDHC_WML SDHC_WML_REG(SDHC)
mbed_official 146:f64d43ff0c18 11600 #define SDHC_FEVT SDHC_FEVT_REG(SDHC)
mbed_official 146:f64d43ff0c18 11601 #define SDHC_ADMAES SDHC_ADMAES_REG(SDHC)
mbed_official 146:f64d43ff0c18 11602 #define SDHC_ADSADDR SDHC_ADSADDR_REG(SDHC)
mbed_official 146:f64d43ff0c18 11603 #define SDHC_VENDOR SDHC_VENDOR_REG(SDHC)
mbed_official 146:f64d43ff0c18 11604 #define SDHC_MMCBOOT SDHC_MMCBOOT_REG(SDHC)
mbed_official 146:f64d43ff0c18 11605 #define SDHC_HOSTVER SDHC_HOSTVER_REG(SDHC)
mbed_official 146:f64d43ff0c18 11606
mbed_official 146:f64d43ff0c18 11607 /* SDHC - Register array accessors */
mbed_official 146:f64d43ff0c18 11608 #define SDHC_CMDRSP(index) SDHC_CMDRSP_REG(SDHC,index)
mbed_official 146:f64d43ff0c18 11609
mbed_official 146:f64d43ff0c18 11610 /*!
mbed_official 146:f64d43ff0c18 11611 * @}
mbed_official 146:f64d43ff0c18 11612 */ /* end of group SDHC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 11613
mbed_official 146:f64d43ff0c18 11614
mbed_official 146:f64d43ff0c18 11615 /*!
mbed_official 146:f64d43ff0c18 11616 * @}
mbed_official 146:f64d43ff0c18 11617 */ /* end of group SDHC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 11618
mbed_official 146:f64d43ff0c18 11619
mbed_official 146:f64d43ff0c18 11620 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 11621 -- SIM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 11622 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 11623
mbed_official 146:f64d43ff0c18 11624 /*!
mbed_official 146:f64d43ff0c18 11625 * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
mbed_official 146:f64d43ff0c18 11626 * @{
mbed_official 146:f64d43ff0c18 11627 */
mbed_official 146:f64d43ff0c18 11628
mbed_official 146:f64d43ff0c18 11629 /** SIM - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 11630 typedef struct {
mbed_official 146:f64d43ff0c18 11631 __IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
mbed_official 146:f64d43ff0c18 11632 __IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 11633 uint8_t RESERVED_0[4092];
mbed_official 146:f64d43ff0c18 11634 __IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
mbed_official 146:f64d43ff0c18 11635 uint8_t RESERVED_1[4];
mbed_official 146:f64d43ff0c18 11636 __IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
mbed_official 146:f64d43ff0c18 11637 __IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
mbed_official 146:f64d43ff0c18 11638 uint8_t RESERVED_2[4];
mbed_official 146:f64d43ff0c18 11639 __IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
mbed_official 146:f64d43ff0c18 11640 uint8_t RESERVED_3[8];
mbed_official 146:f64d43ff0c18 11641 __I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
mbed_official 146:f64d43ff0c18 11642 __IO uint32_t SCGC1; /**< System Clock Gating Control Register 1, offset: 0x1028 */
mbed_official 146:f64d43ff0c18 11643 __IO uint32_t SCGC2; /**< System Clock Gating Control Register 2, offset: 0x102C */
mbed_official 146:f64d43ff0c18 11644 __IO uint32_t SCGC3; /**< System Clock Gating Control Register 3, offset: 0x1030 */
mbed_official 146:f64d43ff0c18 11645 __IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
mbed_official 146:f64d43ff0c18 11646 __IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
mbed_official 146:f64d43ff0c18 11647 __IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
mbed_official 146:f64d43ff0c18 11648 __IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
mbed_official 146:f64d43ff0c18 11649 __IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
mbed_official 146:f64d43ff0c18 11650 __IO uint32_t CLKDIV2; /**< System Clock Divider Register 2, offset: 0x1048 */
mbed_official 146:f64d43ff0c18 11651 __IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
mbed_official 146:f64d43ff0c18 11652 __I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
mbed_official 146:f64d43ff0c18 11653 __I uint32_t UIDH; /**< Unique Identification Register High, offset: 0x1054 */
mbed_official 146:f64d43ff0c18 11654 __I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
mbed_official 146:f64d43ff0c18 11655 __I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
mbed_official 146:f64d43ff0c18 11656 __I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
mbed_official 146:f64d43ff0c18 11657 } SIM_Type, *SIM_MemMapPtr;
mbed_official 146:f64d43ff0c18 11658
mbed_official 146:f64d43ff0c18 11659 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 11660 -- SIM - Register accessor macros
mbed_official 146:f64d43ff0c18 11661 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 11662
mbed_official 146:f64d43ff0c18 11663 /*!
mbed_official 146:f64d43ff0c18 11664 * @addtogroup SIM_Register_Accessor_Macros SIM - Register accessor macros
mbed_official 146:f64d43ff0c18 11665 * @{
mbed_official 146:f64d43ff0c18 11666 */
mbed_official 146:f64d43ff0c18 11667
mbed_official 146:f64d43ff0c18 11668
mbed_official 146:f64d43ff0c18 11669 /* SIM - Register accessors */
mbed_official 146:f64d43ff0c18 11670 #define SIM_SOPT1_REG(base) ((base)->SOPT1)
mbed_official 146:f64d43ff0c18 11671 #define SIM_SOPT1CFG_REG(base) ((base)->SOPT1CFG)
mbed_official 146:f64d43ff0c18 11672 #define SIM_SOPT2_REG(base) ((base)->SOPT2)
mbed_official 146:f64d43ff0c18 11673 #define SIM_SOPT4_REG(base) ((base)->SOPT4)
mbed_official 146:f64d43ff0c18 11674 #define SIM_SOPT5_REG(base) ((base)->SOPT5)
mbed_official 146:f64d43ff0c18 11675 #define SIM_SOPT7_REG(base) ((base)->SOPT7)
mbed_official 146:f64d43ff0c18 11676 #define SIM_SDID_REG(base) ((base)->SDID)
mbed_official 146:f64d43ff0c18 11677 #define SIM_SCGC1_REG(base) ((base)->SCGC1)
mbed_official 146:f64d43ff0c18 11678 #define SIM_SCGC2_REG(base) ((base)->SCGC2)
mbed_official 146:f64d43ff0c18 11679 #define SIM_SCGC3_REG(base) ((base)->SCGC3)
mbed_official 146:f64d43ff0c18 11680 #define SIM_SCGC4_REG(base) ((base)->SCGC4)
mbed_official 146:f64d43ff0c18 11681 #define SIM_SCGC5_REG(base) ((base)->SCGC5)
mbed_official 146:f64d43ff0c18 11682 #define SIM_SCGC6_REG(base) ((base)->SCGC6)
mbed_official 146:f64d43ff0c18 11683 #define SIM_SCGC7_REG(base) ((base)->SCGC7)
mbed_official 146:f64d43ff0c18 11684 #define SIM_CLKDIV1_REG(base) ((base)->CLKDIV1)
mbed_official 146:f64d43ff0c18 11685 #define SIM_CLKDIV2_REG(base) ((base)->CLKDIV2)
mbed_official 146:f64d43ff0c18 11686 #define SIM_FCFG1_REG(base) ((base)->FCFG1)
mbed_official 146:f64d43ff0c18 11687 #define SIM_FCFG2_REG(base) ((base)->FCFG2)
mbed_official 146:f64d43ff0c18 11688 #define SIM_UIDH_REG(base) ((base)->UIDH)
mbed_official 146:f64d43ff0c18 11689 #define SIM_UIDMH_REG(base) ((base)->UIDMH)
mbed_official 146:f64d43ff0c18 11690 #define SIM_UIDML_REG(base) ((base)->UIDML)
mbed_official 146:f64d43ff0c18 11691 #define SIM_UIDL_REG(base) ((base)->UIDL)
mbed_official 146:f64d43ff0c18 11692
mbed_official 146:f64d43ff0c18 11693 /*!
mbed_official 146:f64d43ff0c18 11694 * @}
mbed_official 146:f64d43ff0c18 11695 */ /* end of group SIM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 11696
mbed_official 146:f64d43ff0c18 11697
mbed_official 146:f64d43ff0c18 11698 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 11699 -- SIM Register Masks
mbed_official 146:f64d43ff0c18 11700 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 11701
mbed_official 146:f64d43ff0c18 11702 /*!
mbed_official 146:f64d43ff0c18 11703 * @addtogroup SIM_Register_Masks SIM Register Masks
mbed_official 146:f64d43ff0c18 11704 * @{
mbed_official 146:f64d43ff0c18 11705 */
mbed_official 146:f64d43ff0c18 11706
mbed_official 146:f64d43ff0c18 11707 /* SOPT1 Bit Fields */
mbed_official 146:f64d43ff0c18 11708 #define SIM_SOPT1_RAMSIZE_MASK 0xF000u
mbed_official 146:f64d43ff0c18 11709 #define SIM_SOPT1_RAMSIZE_SHIFT 12
mbed_official 146:f64d43ff0c18 11710 #define SIM_SOPT1_RAMSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT1_RAMSIZE_SHIFT))&SIM_SOPT1_RAMSIZE_MASK)
mbed_official 146:f64d43ff0c18 11711 #define SIM_SOPT1_OSC32KSEL_MASK 0xC0000u
mbed_official 146:f64d43ff0c18 11712 #define SIM_SOPT1_OSC32KSEL_SHIFT 18
mbed_official 146:f64d43ff0c18 11713 #define SIM_SOPT1_OSC32KSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT1_OSC32KSEL_SHIFT))&SIM_SOPT1_OSC32KSEL_MASK)
mbed_official 146:f64d43ff0c18 11714 #define SIM_SOPT1_USBVSTBY_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 11715 #define SIM_SOPT1_USBVSTBY_SHIFT 29
mbed_official 146:f64d43ff0c18 11716 #define SIM_SOPT1_USBSSTBY_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 11717 #define SIM_SOPT1_USBSSTBY_SHIFT 30
mbed_official 146:f64d43ff0c18 11718 #define SIM_SOPT1_USBREGEN_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 11719 #define SIM_SOPT1_USBREGEN_SHIFT 31
mbed_official 146:f64d43ff0c18 11720 /* SOPT1CFG Bit Fields */
mbed_official 146:f64d43ff0c18 11721 #define SIM_SOPT1CFG_URWE_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11722 #define SIM_SOPT1CFG_URWE_SHIFT 24
mbed_official 146:f64d43ff0c18 11723 #define SIM_SOPT1CFG_UVSWE_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 11724 #define SIM_SOPT1CFG_UVSWE_SHIFT 25
mbed_official 146:f64d43ff0c18 11725 #define SIM_SOPT1CFG_USSWE_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 11726 #define SIM_SOPT1CFG_USSWE_SHIFT 26
mbed_official 146:f64d43ff0c18 11727 /* SOPT2 Bit Fields */
mbed_official 146:f64d43ff0c18 11728 #define SIM_SOPT2_RTCCLKOUTSEL_MASK 0x10u
mbed_official 146:f64d43ff0c18 11729 #define SIM_SOPT2_RTCCLKOUTSEL_SHIFT 4
mbed_official 146:f64d43ff0c18 11730 #define SIM_SOPT2_CLKOUTSEL_MASK 0xE0u
mbed_official 146:f64d43ff0c18 11731 #define SIM_SOPT2_CLKOUTSEL_SHIFT 5
mbed_official 146:f64d43ff0c18 11732 #define SIM_SOPT2_CLKOUTSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_CLKOUTSEL_SHIFT))&SIM_SOPT2_CLKOUTSEL_MASK)
mbed_official 146:f64d43ff0c18 11733 #define SIM_SOPT2_FBSL_MASK 0x300u
mbed_official 146:f64d43ff0c18 11734 #define SIM_SOPT2_FBSL_SHIFT 8
mbed_official 146:f64d43ff0c18 11735 #define SIM_SOPT2_FBSL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_FBSL_SHIFT))&SIM_SOPT2_FBSL_MASK)
mbed_official 146:f64d43ff0c18 11736 #define SIM_SOPT2_PTD7PAD_MASK 0x800u
mbed_official 146:f64d43ff0c18 11737 #define SIM_SOPT2_PTD7PAD_SHIFT 11
mbed_official 146:f64d43ff0c18 11738 #define SIM_SOPT2_TRACECLKSEL_MASK 0x1000u
mbed_official 146:f64d43ff0c18 11739 #define SIM_SOPT2_TRACECLKSEL_SHIFT 12
mbed_official 324:406fd2029f23 11740 #define SIM_SOPT2_PLLFLLSEL_MASK 0x30000u
mbed_official 146:f64d43ff0c18 11741 #define SIM_SOPT2_PLLFLLSEL_SHIFT 16
mbed_official 324:406fd2029f23 11742 #define SIM_SOPT2_PLLFLLSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_PLLFLLSEL_SHIFT))&SIM_SOPT2_PLLFLLSEL_MASK)
mbed_official 146:f64d43ff0c18 11743 #define SIM_SOPT2_USBSRC_MASK 0x40000u
mbed_official 146:f64d43ff0c18 11744 #define SIM_SOPT2_USBSRC_SHIFT 18
mbed_official 146:f64d43ff0c18 11745 #define SIM_SOPT2_RMIISRC_MASK 0x80000u
mbed_official 146:f64d43ff0c18 11746 #define SIM_SOPT2_RMIISRC_SHIFT 19
mbed_official 146:f64d43ff0c18 11747 #define SIM_SOPT2_TIMESRC_MASK 0x300000u
mbed_official 146:f64d43ff0c18 11748 #define SIM_SOPT2_TIMESRC_SHIFT 20
mbed_official 146:f64d43ff0c18 11749 #define SIM_SOPT2_TIMESRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_TIMESRC_SHIFT))&SIM_SOPT2_TIMESRC_MASK)
mbed_official 146:f64d43ff0c18 11750 #define SIM_SOPT2_SDHCSRC_MASK 0x30000000u
mbed_official 146:f64d43ff0c18 11751 #define SIM_SOPT2_SDHCSRC_SHIFT 28
mbed_official 146:f64d43ff0c18 11752 #define SIM_SOPT2_SDHCSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT2_SDHCSRC_SHIFT))&SIM_SOPT2_SDHCSRC_MASK)
mbed_official 146:f64d43ff0c18 11753 /* SOPT4 Bit Fields */
mbed_official 146:f64d43ff0c18 11754 #define SIM_SOPT4_FTM0FLT0_MASK 0x1u
mbed_official 146:f64d43ff0c18 11755 #define SIM_SOPT4_FTM0FLT0_SHIFT 0
mbed_official 146:f64d43ff0c18 11756 #define SIM_SOPT4_FTM0FLT1_MASK 0x2u
mbed_official 146:f64d43ff0c18 11757 #define SIM_SOPT4_FTM0FLT1_SHIFT 1
mbed_official 146:f64d43ff0c18 11758 #define SIM_SOPT4_FTM0FLT2_MASK 0x4u
mbed_official 146:f64d43ff0c18 11759 #define SIM_SOPT4_FTM0FLT2_SHIFT 2
mbed_official 146:f64d43ff0c18 11760 #define SIM_SOPT4_FTM1FLT0_MASK 0x10u
mbed_official 146:f64d43ff0c18 11761 #define SIM_SOPT4_FTM1FLT0_SHIFT 4
mbed_official 146:f64d43ff0c18 11762 #define SIM_SOPT4_FTM2FLT0_MASK 0x100u
mbed_official 146:f64d43ff0c18 11763 #define SIM_SOPT4_FTM2FLT0_SHIFT 8
mbed_official 146:f64d43ff0c18 11764 #define SIM_SOPT4_FTM3FLT0_MASK 0x1000u
mbed_official 146:f64d43ff0c18 11765 #define SIM_SOPT4_FTM3FLT0_SHIFT 12
mbed_official 146:f64d43ff0c18 11766 #define SIM_SOPT4_FTM1CH0SRC_MASK 0xC0000u
mbed_official 146:f64d43ff0c18 11767 #define SIM_SOPT4_FTM1CH0SRC_SHIFT 18
mbed_official 146:f64d43ff0c18 11768 #define SIM_SOPT4_FTM1CH0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT4_FTM1CH0SRC_SHIFT))&SIM_SOPT4_FTM1CH0SRC_MASK)
mbed_official 146:f64d43ff0c18 11769 #define SIM_SOPT4_FTM2CH0SRC_MASK 0x300000u
mbed_official 146:f64d43ff0c18 11770 #define SIM_SOPT4_FTM2CH0SRC_SHIFT 20
mbed_official 146:f64d43ff0c18 11771 #define SIM_SOPT4_FTM2CH0SRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT4_FTM2CH0SRC_SHIFT))&SIM_SOPT4_FTM2CH0SRC_MASK)
mbed_official 146:f64d43ff0c18 11772 #define SIM_SOPT4_FTM0CLKSEL_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11773 #define SIM_SOPT4_FTM0CLKSEL_SHIFT 24
mbed_official 146:f64d43ff0c18 11774 #define SIM_SOPT4_FTM1CLKSEL_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 11775 #define SIM_SOPT4_FTM1CLKSEL_SHIFT 25
mbed_official 146:f64d43ff0c18 11776 #define SIM_SOPT4_FTM2CLKSEL_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 11777 #define SIM_SOPT4_FTM2CLKSEL_SHIFT 26
mbed_official 146:f64d43ff0c18 11778 #define SIM_SOPT4_FTM3CLKSEL_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 11779 #define SIM_SOPT4_FTM3CLKSEL_SHIFT 27
mbed_official 146:f64d43ff0c18 11780 #define SIM_SOPT4_FTM0TRG0SRC_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 11781 #define SIM_SOPT4_FTM0TRG0SRC_SHIFT 28
mbed_official 146:f64d43ff0c18 11782 #define SIM_SOPT4_FTM0TRG1SRC_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 11783 #define SIM_SOPT4_FTM0TRG1SRC_SHIFT 29
mbed_official 146:f64d43ff0c18 11784 #define SIM_SOPT4_FTM3TRG0SRC_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 11785 #define SIM_SOPT4_FTM3TRG0SRC_SHIFT 30
mbed_official 146:f64d43ff0c18 11786 #define SIM_SOPT4_FTM3TRG1SRC_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 11787 #define SIM_SOPT4_FTM3TRG1SRC_SHIFT 31
mbed_official 146:f64d43ff0c18 11788 /* SOPT5 Bit Fields */
mbed_official 146:f64d43ff0c18 11789 #define SIM_SOPT5_UART0TXSRC_MASK 0x3u
mbed_official 146:f64d43ff0c18 11790 #define SIM_SOPT5_UART0TXSRC_SHIFT 0
mbed_official 146:f64d43ff0c18 11791 #define SIM_SOPT5_UART0TXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0TXSRC_SHIFT))&SIM_SOPT5_UART0TXSRC_MASK)
mbed_official 146:f64d43ff0c18 11792 #define SIM_SOPT5_UART0RXSRC_MASK 0xCu
mbed_official 146:f64d43ff0c18 11793 #define SIM_SOPT5_UART0RXSRC_SHIFT 2
mbed_official 146:f64d43ff0c18 11794 #define SIM_SOPT5_UART0RXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0RXSRC_SHIFT))&SIM_SOPT5_UART0RXSRC_MASK)
mbed_official 146:f64d43ff0c18 11795 #define SIM_SOPT5_UART1TXSRC_MASK 0x30u
mbed_official 146:f64d43ff0c18 11796 #define SIM_SOPT5_UART1TXSRC_SHIFT 4
mbed_official 146:f64d43ff0c18 11797 #define SIM_SOPT5_UART1TXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART1TXSRC_SHIFT))&SIM_SOPT5_UART1TXSRC_MASK)
mbed_official 146:f64d43ff0c18 11798 #define SIM_SOPT5_UART1RXSRC_MASK 0xC0u
mbed_official 146:f64d43ff0c18 11799 #define SIM_SOPT5_UART1RXSRC_SHIFT 6
mbed_official 146:f64d43ff0c18 11800 #define SIM_SOPT5_UART1RXSRC(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART1RXSRC_SHIFT))&SIM_SOPT5_UART1RXSRC_MASK)
mbed_official 146:f64d43ff0c18 11801 /* SOPT7 Bit Fields */
mbed_official 146:f64d43ff0c18 11802 #define SIM_SOPT7_ADC0TRGSEL_MASK 0xFu
mbed_official 146:f64d43ff0c18 11803 #define SIM_SOPT7_ADC0TRGSEL_SHIFT 0
mbed_official 146:f64d43ff0c18 11804 #define SIM_SOPT7_ADC0TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT7_ADC0TRGSEL_SHIFT))&SIM_SOPT7_ADC0TRGSEL_MASK)
mbed_official 146:f64d43ff0c18 11805 #define SIM_SOPT7_ADC0PRETRGSEL_MASK 0x10u
mbed_official 146:f64d43ff0c18 11806 #define SIM_SOPT7_ADC0PRETRGSEL_SHIFT 4
mbed_official 146:f64d43ff0c18 11807 #define SIM_SOPT7_ADC0ALTTRGEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 11808 #define SIM_SOPT7_ADC0ALTTRGEN_SHIFT 7
mbed_official 146:f64d43ff0c18 11809 #define SIM_SOPT7_ADC1TRGSEL_MASK 0xF00u
mbed_official 146:f64d43ff0c18 11810 #define SIM_SOPT7_ADC1TRGSEL_SHIFT 8
mbed_official 146:f64d43ff0c18 11811 #define SIM_SOPT7_ADC1TRGSEL(x) (((uint32_t)(((uint32_t)(x))<<SIM_SOPT7_ADC1TRGSEL_SHIFT))&SIM_SOPT7_ADC1TRGSEL_MASK)
mbed_official 146:f64d43ff0c18 11812 #define SIM_SOPT7_ADC1PRETRGSEL_MASK 0x1000u
mbed_official 146:f64d43ff0c18 11813 #define SIM_SOPT7_ADC1PRETRGSEL_SHIFT 12
mbed_official 146:f64d43ff0c18 11814 #define SIM_SOPT7_ADC1ALTTRGEN_MASK 0x8000u
mbed_official 146:f64d43ff0c18 11815 #define SIM_SOPT7_ADC1ALTTRGEN_SHIFT 15
mbed_official 146:f64d43ff0c18 11816 /* SDID Bit Fields */
mbed_official 146:f64d43ff0c18 11817 #define SIM_SDID_PINID_MASK 0xFu
mbed_official 146:f64d43ff0c18 11818 #define SIM_SDID_PINID_SHIFT 0
mbed_official 146:f64d43ff0c18 11819 #define SIM_SDID_PINID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_PINID_SHIFT))&SIM_SDID_PINID_MASK)
mbed_official 146:f64d43ff0c18 11820 #define SIM_SDID_FAMID_MASK 0x70u
mbed_official 146:f64d43ff0c18 11821 #define SIM_SDID_FAMID_SHIFT 4
mbed_official 146:f64d43ff0c18 11822 #define SIM_SDID_FAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_FAMID_SHIFT))&SIM_SDID_FAMID_MASK)
mbed_official 146:f64d43ff0c18 11823 #define SIM_SDID_DIEID_MASK 0xF80u
mbed_official 146:f64d43ff0c18 11824 #define SIM_SDID_DIEID_SHIFT 7
mbed_official 146:f64d43ff0c18 11825 #define SIM_SDID_DIEID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_DIEID_SHIFT))&SIM_SDID_DIEID_MASK)
mbed_official 146:f64d43ff0c18 11826 #define SIM_SDID_REVID_MASK 0xF000u
mbed_official 146:f64d43ff0c18 11827 #define SIM_SDID_REVID_SHIFT 12
mbed_official 146:f64d43ff0c18 11828 #define SIM_SDID_REVID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_REVID_SHIFT))&SIM_SDID_REVID_MASK)
mbed_official 146:f64d43ff0c18 11829 #define SIM_SDID_SERIESID_MASK 0xF00000u
mbed_official 146:f64d43ff0c18 11830 #define SIM_SDID_SERIESID_SHIFT 20
mbed_official 146:f64d43ff0c18 11831 #define SIM_SDID_SERIESID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SERIESID_SHIFT))&SIM_SDID_SERIESID_MASK)
mbed_official 146:f64d43ff0c18 11832 #define SIM_SDID_SUBFAMID_MASK 0xF000000u
mbed_official 146:f64d43ff0c18 11833 #define SIM_SDID_SUBFAMID_SHIFT 24
mbed_official 146:f64d43ff0c18 11834 #define SIM_SDID_SUBFAMID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_SUBFAMID_SHIFT))&SIM_SDID_SUBFAMID_MASK)
mbed_official 146:f64d43ff0c18 11835 #define SIM_SDID_FAMILYID_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 11836 #define SIM_SDID_FAMILYID_SHIFT 28
mbed_official 146:f64d43ff0c18 11837 #define SIM_SDID_FAMILYID(x) (((uint32_t)(((uint32_t)(x))<<SIM_SDID_FAMILYID_SHIFT))&SIM_SDID_FAMILYID_MASK)
mbed_official 146:f64d43ff0c18 11838 /* SCGC1 Bit Fields */
mbed_official 146:f64d43ff0c18 11839 #define SIM_SCGC1_I2C2_MASK 0x40u
mbed_official 146:f64d43ff0c18 11840 #define SIM_SCGC1_I2C2_SHIFT 6
mbed_official 146:f64d43ff0c18 11841 #define SIM_SCGC1_UART4_MASK 0x400u
mbed_official 146:f64d43ff0c18 11842 #define SIM_SCGC1_UART4_SHIFT 10
mbed_official 146:f64d43ff0c18 11843 #define SIM_SCGC1_UART5_MASK 0x800u
mbed_official 146:f64d43ff0c18 11844 #define SIM_SCGC1_UART5_SHIFT 11
mbed_official 146:f64d43ff0c18 11845 /* SCGC2 Bit Fields */
mbed_official 146:f64d43ff0c18 11846 #define SIM_SCGC2_ENET_MASK 0x1u
mbed_official 146:f64d43ff0c18 11847 #define SIM_SCGC2_ENET_SHIFT 0
mbed_official 146:f64d43ff0c18 11848 #define SIM_SCGC2_DAC0_MASK 0x1000u
mbed_official 146:f64d43ff0c18 11849 #define SIM_SCGC2_DAC0_SHIFT 12
mbed_official 146:f64d43ff0c18 11850 #define SIM_SCGC2_DAC1_MASK 0x2000u
mbed_official 146:f64d43ff0c18 11851 #define SIM_SCGC2_DAC1_SHIFT 13
mbed_official 146:f64d43ff0c18 11852 /* SCGC3 Bit Fields */
mbed_official 146:f64d43ff0c18 11853 #define SIM_SCGC3_RNGA_MASK 0x1u
mbed_official 146:f64d43ff0c18 11854 #define SIM_SCGC3_RNGA_SHIFT 0
mbed_official 146:f64d43ff0c18 11855 #define SIM_SCGC3_SPI2_MASK 0x1000u
mbed_official 146:f64d43ff0c18 11856 #define SIM_SCGC3_SPI2_SHIFT 12
mbed_official 146:f64d43ff0c18 11857 #define SIM_SCGC3_SDHC_MASK 0x20000u
mbed_official 146:f64d43ff0c18 11858 #define SIM_SCGC3_SDHC_SHIFT 17
mbed_official 146:f64d43ff0c18 11859 #define SIM_SCGC3_FTM2_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11860 #define SIM_SCGC3_FTM2_SHIFT 24
mbed_official 146:f64d43ff0c18 11861 #define SIM_SCGC3_FTM3_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 11862 #define SIM_SCGC3_FTM3_SHIFT 25
mbed_official 146:f64d43ff0c18 11863 #define SIM_SCGC3_ADC1_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 11864 #define SIM_SCGC3_ADC1_SHIFT 27
mbed_official 146:f64d43ff0c18 11865 /* SCGC4 Bit Fields */
mbed_official 146:f64d43ff0c18 11866 #define SIM_SCGC4_EWM_MASK 0x2u
mbed_official 146:f64d43ff0c18 11867 #define SIM_SCGC4_EWM_SHIFT 1
mbed_official 146:f64d43ff0c18 11868 #define SIM_SCGC4_CMT_MASK 0x4u
mbed_official 146:f64d43ff0c18 11869 #define SIM_SCGC4_CMT_SHIFT 2
mbed_official 146:f64d43ff0c18 11870 #define SIM_SCGC4_I2C0_MASK 0x40u
mbed_official 146:f64d43ff0c18 11871 #define SIM_SCGC4_I2C0_SHIFT 6
mbed_official 146:f64d43ff0c18 11872 #define SIM_SCGC4_I2C1_MASK 0x80u
mbed_official 146:f64d43ff0c18 11873 #define SIM_SCGC4_I2C1_SHIFT 7
mbed_official 146:f64d43ff0c18 11874 #define SIM_SCGC4_UART0_MASK 0x400u
mbed_official 146:f64d43ff0c18 11875 #define SIM_SCGC4_UART0_SHIFT 10
mbed_official 146:f64d43ff0c18 11876 #define SIM_SCGC4_UART1_MASK 0x800u
mbed_official 146:f64d43ff0c18 11877 #define SIM_SCGC4_UART1_SHIFT 11
mbed_official 146:f64d43ff0c18 11878 #define SIM_SCGC4_UART2_MASK 0x1000u
mbed_official 146:f64d43ff0c18 11879 #define SIM_SCGC4_UART2_SHIFT 12
mbed_official 146:f64d43ff0c18 11880 #define SIM_SCGC4_UART3_MASK 0x2000u
mbed_official 146:f64d43ff0c18 11881 #define SIM_SCGC4_UART3_SHIFT 13
mbed_official 146:f64d43ff0c18 11882 #define SIM_SCGC4_USBOTG_MASK 0x40000u
mbed_official 146:f64d43ff0c18 11883 #define SIM_SCGC4_USBOTG_SHIFT 18
mbed_official 146:f64d43ff0c18 11884 #define SIM_SCGC4_CMP_MASK 0x80000u
mbed_official 146:f64d43ff0c18 11885 #define SIM_SCGC4_CMP_SHIFT 19
mbed_official 146:f64d43ff0c18 11886 #define SIM_SCGC4_VREF_MASK 0x100000u
mbed_official 146:f64d43ff0c18 11887 #define SIM_SCGC4_VREF_SHIFT 20
mbed_official 146:f64d43ff0c18 11888 /* SCGC5 Bit Fields */
mbed_official 146:f64d43ff0c18 11889 #define SIM_SCGC5_LPTMR_MASK 0x1u
mbed_official 146:f64d43ff0c18 11890 #define SIM_SCGC5_LPTMR_SHIFT 0
mbed_official 146:f64d43ff0c18 11891 #define SIM_SCGC5_PORTA_MASK 0x200u
mbed_official 146:f64d43ff0c18 11892 #define SIM_SCGC5_PORTA_SHIFT 9
mbed_official 146:f64d43ff0c18 11893 #define SIM_SCGC5_PORTB_MASK 0x400u
mbed_official 146:f64d43ff0c18 11894 #define SIM_SCGC5_PORTB_SHIFT 10
mbed_official 146:f64d43ff0c18 11895 #define SIM_SCGC5_PORTC_MASK 0x800u
mbed_official 146:f64d43ff0c18 11896 #define SIM_SCGC5_PORTC_SHIFT 11
mbed_official 146:f64d43ff0c18 11897 #define SIM_SCGC5_PORTD_MASK 0x1000u
mbed_official 146:f64d43ff0c18 11898 #define SIM_SCGC5_PORTD_SHIFT 12
mbed_official 146:f64d43ff0c18 11899 #define SIM_SCGC5_PORTE_MASK 0x2000u
mbed_official 146:f64d43ff0c18 11900 #define SIM_SCGC5_PORTE_SHIFT 13
mbed_official 146:f64d43ff0c18 11901 /* SCGC6 Bit Fields */
mbed_official 146:f64d43ff0c18 11902 #define SIM_SCGC6_FTF_MASK 0x1u
mbed_official 146:f64d43ff0c18 11903 #define SIM_SCGC6_FTF_SHIFT 0
mbed_official 146:f64d43ff0c18 11904 #define SIM_SCGC6_DMAMUX_MASK 0x2u
mbed_official 146:f64d43ff0c18 11905 #define SIM_SCGC6_DMAMUX_SHIFT 1
mbed_official 146:f64d43ff0c18 11906 #define SIM_SCGC6_FLEXCAN0_MASK 0x10u
mbed_official 146:f64d43ff0c18 11907 #define SIM_SCGC6_FLEXCAN0_SHIFT 4
mbed_official 146:f64d43ff0c18 11908 #define SIM_SCGC6_RNGA_MASK 0x200u
mbed_official 146:f64d43ff0c18 11909 #define SIM_SCGC6_RNGA_SHIFT 9
mbed_official 146:f64d43ff0c18 11910 #define SIM_SCGC6_SPI0_MASK 0x1000u
mbed_official 146:f64d43ff0c18 11911 #define SIM_SCGC6_SPI0_SHIFT 12
mbed_official 146:f64d43ff0c18 11912 #define SIM_SCGC6_SPI1_MASK 0x2000u
mbed_official 146:f64d43ff0c18 11913 #define SIM_SCGC6_SPI1_SHIFT 13
mbed_official 146:f64d43ff0c18 11914 #define SIM_SCGC6_I2S_MASK 0x8000u
mbed_official 146:f64d43ff0c18 11915 #define SIM_SCGC6_I2S_SHIFT 15
mbed_official 146:f64d43ff0c18 11916 #define SIM_SCGC6_CRC_MASK 0x40000u
mbed_official 146:f64d43ff0c18 11917 #define SIM_SCGC6_CRC_SHIFT 18
mbed_official 146:f64d43ff0c18 11918 #define SIM_SCGC6_USBDCD_MASK 0x200000u
mbed_official 146:f64d43ff0c18 11919 #define SIM_SCGC6_USBDCD_SHIFT 21
mbed_official 146:f64d43ff0c18 11920 #define SIM_SCGC6_PDB_MASK 0x400000u
mbed_official 146:f64d43ff0c18 11921 #define SIM_SCGC6_PDB_SHIFT 22
mbed_official 146:f64d43ff0c18 11922 #define SIM_SCGC6_PIT_MASK 0x800000u
mbed_official 146:f64d43ff0c18 11923 #define SIM_SCGC6_PIT_SHIFT 23
mbed_official 146:f64d43ff0c18 11924 #define SIM_SCGC6_FTM0_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 11925 #define SIM_SCGC6_FTM0_SHIFT 24
mbed_official 146:f64d43ff0c18 11926 #define SIM_SCGC6_FTM1_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 11927 #define SIM_SCGC6_FTM1_SHIFT 25
mbed_official 146:f64d43ff0c18 11928 #define SIM_SCGC6_FTM2_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 11929 #define SIM_SCGC6_FTM2_SHIFT 26
mbed_official 146:f64d43ff0c18 11930 #define SIM_SCGC6_ADC0_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 11931 #define SIM_SCGC6_ADC0_SHIFT 27
mbed_official 146:f64d43ff0c18 11932 #define SIM_SCGC6_RTC_MASK 0x20000000u
mbed_official 146:f64d43ff0c18 11933 #define SIM_SCGC6_RTC_SHIFT 29
mbed_official 146:f64d43ff0c18 11934 #define SIM_SCGC6_DAC0_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 11935 #define SIM_SCGC6_DAC0_SHIFT 31
mbed_official 146:f64d43ff0c18 11936 /* SCGC7 Bit Fields */
mbed_official 146:f64d43ff0c18 11937 #define SIM_SCGC7_FLEXBUS_MASK 0x1u
mbed_official 146:f64d43ff0c18 11938 #define SIM_SCGC7_FLEXBUS_SHIFT 0
mbed_official 146:f64d43ff0c18 11939 #define SIM_SCGC7_DMA_MASK 0x2u
mbed_official 146:f64d43ff0c18 11940 #define SIM_SCGC7_DMA_SHIFT 1
mbed_official 146:f64d43ff0c18 11941 #define SIM_SCGC7_MPU_MASK 0x4u
mbed_official 146:f64d43ff0c18 11942 #define SIM_SCGC7_MPU_SHIFT 2
mbed_official 146:f64d43ff0c18 11943 /* CLKDIV1 Bit Fields */
mbed_official 146:f64d43ff0c18 11944 #define SIM_CLKDIV1_OUTDIV4_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 11945 #define SIM_CLKDIV1_OUTDIV4_SHIFT 16
mbed_official 146:f64d43ff0c18 11946 #define SIM_CLKDIV1_OUTDIV4(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)
mbed_official 146:f64d43ff0c18 11947 #define SIM_CLKDIV1_OUTDIV3_MASK 0xF00000u
mbed_official 146:f64d43ff0c18 11948 #define SIM_CLKDIV1_OUTDIV3_SHIFT 20
mbed_official 146:f64d43ff0c18 11949 #define SIM_CLKDIV1_OUTDIV3(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV3_SHIFT))&SIM_CLKDIV1_OUTDIV3_MASK)
mbed_official 146:f64d43ff0c18 11950 #define SIM_CLKDIV1_OUTDIV2_MASK 0xF000000u
mbed_official 146:f64d43ff0c18 11951 #define SIM_CLKDIV1_OUTDIV2_SHIFT 24
mbed_official 146:f64d43ff0c18 11952 #define SIM_CLKDIV1_OUTDIV2(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV2_SHIFT))&SIM_CLKDIV1_OUTDIV2_MASK)
mbed_official 146:f64d43ff0c18 11953 #define SIM_CLKDIV1_OUTDIV1_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 11954 #define SIM_CLKDIV1_OUTDIV1_SHIFT 28
mbed_official 146:f64d43ff0c18 11955 #define SIM_CLKDIV1_OUTDIV1(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV1_SHIFT))&SIM_CLKDIV1_OUTDIV1_MASK)
mbed_official 146:f64d43ff0c18 11956 /* CLKDIV2 Bit Fields */
mbed_official 146:f64d43ff0c18 11957 #define SIM_CLKDIV2_USBFRAC_MASK 0x1u
mbed_official 146:f64d43ff0c18 11958 #define SIM_CLKDIV2_USBFRAC_SHIFT 0
mbed_official 146:f64d43ff0c18 11959 #define SIM_CLKDIV2_USBDIV_MASK 0xEu
mbed_official 146:f64d43ff0c18 11960 #define SIM_CLKDIV2_USBDIV_SHIFT 1
mbed_official 146:f64d43ff0c18 11961 #define SIM_CLKDIV2_USBDIV(x) (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV2_USBDIV_SHIFT))&SIM_CLKDIV2_USBDIV_MASK)
mbed_official 146:f64d43ff0c18 11962 /* FCFG1 Bit Fields */
mbed_official 146:f64d43ff0c18 11963 #define SIM_FCFG1_FLASHDIS_MASK 0x1u
mbed_official 146:f64d43ff0c18 11964 #define SIM_FCFG1_FLASHDIS_SHIFT 0
mbed_official 146:f64d43ff0c18 11965 #define SIM_FCFG1_FLASHDOZE_MASK 0x2u
mbed_official 146:f64d43ff0c18 11966 #define SIM_FCFG1_FLASHDOZE_SHIFT 1
mbed_official 146:f64d43ff0c18 11967 #define SIM_FCFG1_DEPART_MASK 0xF00u
mbed_official 146:f64d43ff0c18 11968 #define SIM_FCFG1_DEPART_SHIFT 8
mbed_official 146:f64d43ff0c18 11969 #define SIM_FCFG1_DEPART(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_DEPART_SHIFT))&SIM_FCFG1_DEPART_MASK)
mbed_official 146:f64d43ff0c18 11970 #define SIM_FCFG1_EESIZE_MASK 0xF0000u
mbed_official 146:f64d43ff0c18 11971 #define SIM_FCFG1_EESIZE_SHIFT 16
mbed_official 146:f64d43ff0c18 11972 #define SIM_FCFG1_EESIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_EESIZE_SHIFT))&SIM_FCFG1_EESIZE_MASK)
mbed_official 146:f64d43ff0c18 11973 #define SIM_FCFG1_PFSIZE_MASK 0xF000000u
mbed_official 146:f64d43ff0c18 11974 #define SIM_FCFG1_PFSIZE_SHIFT 24
mbed_official 146:f64d43ff0c18 11975 #define SIM_FCFG1_PFSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_PFSIZE_SHIFT))&SIM_FCFG1_PFSIZE_MASK)
mbed_official 146:f64d43ff0c18 11976 #define SIM_FCFG1_NVMSIZE_MASK 0xF0000000u
mbed_official 146:f64d43ff0c18 11977 #define SIM_FCFG1_NVMSIZE_SHIFT 28
mbed_official 146:f64d43ff0c18 11978 #define SIM_FCFG1_NVMSIZE(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG1_NVMSIZE_SHIFT))&SIM_FCFG1_NVMSIZE_MASK)
mbed_official 146:f64d43ff0c18 11979 /* FCFG2 Bit Fields */
mbed_official 146:f64d43ff0c18 11980 #define SIM_FCFG2_MAXADDR1_MASK 0x7F0000u
mbed_official 146:f64d43ff0c18 11981 #define SIM_FCFG2_MAXADDR1_SHIFT 16
mbed_official 146:f64d43ff0c18 11982 #define SIM_FCFG2_MAXADDR1(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR1_SHIFT))&SIM_FCFG2_MAXADDR1_MASK)
mbed_official 146:f64d43ff0c18 11983 #define SIM_FCFG2_PFLSH_MASK 0x800000u
mbed_official 146:f64d43ff0c18 11984 #define SIM_FCFG2_PFLSH_SHIFT 23
mbed_official 146:f64d43ff0c18 11985 #define SIM_FCFG2_MAXADDR0_MASK 0x7F000000u
mbed_official 146:f64d43ff0c18 11986 #define SIM_FCFG2_MAXADDR0_SHIFT 24
mbed_official 146:f64d43ff0c18 11987 #define SIM_FCFG2_MAXADDR0(x) (((uint32_t)(((uint32_t)(x))<<SIM_FCFG2_MAXADDR0_SHIFT))&SIM_FCFG2_MAXADDR0_MASK)
mbed_official 146:f64d43ff0c18 11988 /* UIDH Bit Fields */
mbed_official 146:f64d43ff0c18 11989 #define SIM_UIDH_UID_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11990 #define SIM_UIDH_UID_SHIFT 0
mbed_official 146:f64d43ff0c18 11991 #define SIM_UIDH_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDH_UID_SHIFT))&SIM_UIDH_UID_MASK)
mbed_official 146:f64d43ff0c18 11992 /* UIDMH Bit Fields */
mbed_official 146:f64d43ff0c18 11993 #define SIM_UIDMH_UID_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11994 #define SIM_UIDMH_UID_SHIFT 0
mbed_official 146:f64d43ff0c18 11995 #define SIM_UIDMH_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDMH_UID_SHIFT))&SIM_UIDMH_UID_MASK)
mbed_official 146:f64d43ff0c18 11996 /* UIDML Bit Fields */
mbed_official 146:f64d43ff0c18 11997 #define SIM_UIDML_UID_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 11998 #define SIM_UIDML_UID_SHIFT 0
mbed_official 146:f64d43ff0c18 11999 #define SIM_UIDML_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDML_UID_SHIFT))&SIM_UIDML_UID_MASK)
mbed_official 146:f64d43ff0c18 12000 /* UIDL Bit Fields */
mbed_official 146:f64d43ff0c18 12001 #define SIM_UIDL_UID_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 12002 #define SIM_UIDL_UID_SHIFT 0
mbed_official 146:f64d43ff0c18 12003 #define SIM_UIDL_UID(x) (((uint32_t)(((uint32_t)(x))<<SIM_UIDL_UID_SHIFT))&SIM_UIDL_UID_MASK)
mbed_official 146:f64d43ff0c18 12004
mbed_official 146:f64d43ff0c18 12005 /*!
mbed_official 146:f64d43ff0c18 12006 * @}
mbed_official 146:f64d43ff0c18 12007 */ /* end of group SIM_Register_Masks */
mbed_official 146:f64d43ff0c18 12008
mbed_official 146:f64d43ff0c18 12009
mbed_official 146:f64d43ff0c18 12010 /* SIM - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 12011 /** Peripheral SIM base address */
mbed_official 146:f64d43ff0c18 12012 #define SIM_BASE (0x40047000u)
mbed_official 146:f64d43ff0c18 12013 /** Peripheral SIM base pointer */
mbed_official 146:f64d43ff0c18 12014 #define SIM ((SIM_Type *)SIM_BASE)
mbed_official 146:f64d43ff0c18 12015 #define SIM_BASE_PTR (SIM)
mbed_official 324:406fd2029f23 12016 /** Array initializer of SIM peripheral base addresses */
mbed_official 324:406fd2029f23 12017 #define SIM_BASE_ADDRS { SIM_BASE }
mbed_official 146:f64d43ff0c18 12018 /** Array initializer of SIM peripheral base pointers */
mbed_official 324:406fd2029f23 12019 #define SIM_BASE_PTRS { SIM }
mbed_official 146:f64d43ff0c18 12020
mbed_official 146:f64d43ff0c18 12021 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12022 -- SIM - Register accessor macros
mbed_official 146:f64d43ff0c18 12023 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12024
mbed_official 146:f64d43ff0c18 12025 /*!
mbed_official 146:f64d43ff0c18 12026 * @addtogroup SIM_Register_Accessor_Macros SIM - Register accessor macros
mbed_official 146:f64d43ff0c18 12027 * @{
mbed_official 146:f64d43ff0c18 12028 */
mbed_official 146:f64d43ff0c18 12029
mbed_official 146:f64d43ff0c18 12030
mbed_official 146:f64d43ff0c18 12031 /* SIM - Register instance definitions */
mbed_official 146:f64d43ff0c18 12032 /* SIM */
mbed_official 146:f64d43ff0c18 12033 #define SIM_SOPT1 SIM_SOPT1_REG(SIM)
mbed_official 146:f64d43ff0c18 12034 #define SIM_SOPT1CFG SIM_SOPT1CFG_REG(SIM)
mbed_official 146:f64d43ff0c18 12035 #define SIM_SOPT2 SIM_SOPT2_REG(SIM)
mbed_official 146:f64d43ff0c18 12036 #define SIM_SOPT4 SIM_SOPT4_REG(SIM)
mbed_official 146:f64d43ff0c18 12037 #define SIM_SOPT5 SIM_SOPT5_REG(SIM)
mbed_official 146:f64d43ff0c18 12038 #define SIM_SOPT7 SIM_SOPT7_REG(SIM)
mbed_official 146:f64d43ff0c18 12039 #define SIM_SDID SIM_SDID_REG(SIM)
mbed_official 146:f64d43ff0c18 12040 #define SIM_SCGC1 SIM_SCGC1_REG(SIM)
mbed_official 146:f64d43ff0c18 12041 #define SIM_SCGC2 SIM_SCGC2_REG(SIM)
mbed_official 146:f64d43ff0c18 12042 #define SIM_SCGC3 SIM_SCGC3_REG(SIM)
mbed_official 146:f64d43ff0c18 12043 #define SIM_SCGC4 SIM_SCGC4_REG(SIM)
mbed_official 146:f64d43ff0c18 12044 #define SIM_SCGC5 SIM_SCGC5_REG(SIM)
mbed_official 146:f64d43ff0c18 12045 #define SIM_SCGC6 SIM_SCGC6_REG(SIM)
mbed_official 146:f64d43ff0c18 12046 #define SIM_SCGC7 SIM_SCGC7_REG(SIM)
mbed_official 146:f64d43ff0c18 12047 #define SIM_CLKDIV1 SIM_CLKDIV1_REG(SIM)
mbed_official 146:f64d43ff0c18 12048 #define SIM_CLKDIV2 SIM_CLKDIV2_REG(SIM)
mbed_official 146:f64d43ff0c18 12049 #define SIM_FCFG1 SIM_FCFG1_REG(SIM)
mbed_official 146:f64d43ff0c18 12050 #define SIM_FCFG2 SIM_FCFG2_REG(SIM)
mbed_official 146:f64d43ff0c18 12051 #define SIM_UIDH SIM_UIDH_REG(SIM)
mbed_official 146:f64d43ff0c18 12052 #define SIM_UIDMH SIM_UIDMH_REG(SIM)
mbed_official 146:f64d43ff0c18 12053 #define SIM_UIDML SIM_UIDML_REG(SIM)
mbed_official 146:f64d43ff0c18 12054 #define SIM_UIDL SIM_UIDL_REG(SIM)
mbed_official 146:f64d43ff0c18 12055
mbed_official 146:f64d43ff0c18 12056 /*!
mbed_official 146:f64d43ff0c18 12057 * @}
mbed_official 146:f64d43ff0c18 12058 */ /* end of group SIM_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 12059
mbed_official 146:f64d43ff0c18 12060
mbed_official 146:f64d43ff0c18 12061 /*!
mbed_official 146:f64d43ff0c18 12062 * @}
mbed_official 146:f64d43ff0c18 12063 */ /* end of group SIM_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 12064
mbed_official 146:f64d43ff0c18 12065
mbed_official 146:f64d43ff0c18 12066 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12067 -- SMC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 12068 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12069
mbed_official 146:f64d43ff0c18 12070 /*!
mbed_official 146:f64d43ff0c18 12071 * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer
mbed_official 146:f64d43ff0c18 12072 * @{
mbed_official 146:f64d43ff0c18 12073 */
mbed_official 146:f64d43ff0c18 12074
mbed_official 146:f64d43ff0c18 12075 /** SMC - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 12076 typedef struct {
mbed_official 146:f64d43ff0c18 12077 __IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 12078 __IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
mbed_official 146:f64d43ff0c18 12079 __IO uint8_t VLLSCTRL; /**< VLLS Control register, offset: 0x2 */
mbed_official 146:f64d43ff0c18 12080 __I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
mbed_official 146:f64d43ff0c18 12081 } SMC_Type, *SMC_MemMapPtr;
mbed_official 146:f64d43ff0c18 12082
mbed_official 146:f64d43ff0c18 12083 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12084 -- SMC - Register accessor macros
mbed_official 146:f64d43ff0c18 12085 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12086
mbed_official 146:f64d43ff0c18 12087 /*!
mbed_official 146:f64d43ff0c18 12088 * @addtogroup SMC_Register_Accessor_Macros SMC - Register accessor macros
mbed_official 146:f64d43ff0c18 12089 * @{
mbed_official 146:f64d43ff0c18 12090 */
mbed_official 146:f64d43ff0c18 12091
mbed_official 146:f64d43ff0c18 12092
mbed_official 146:f64d43ff0c18 12093 /* SMC - Register accessors */
mbed_official 146:f64d43ff0c18 12094 #define SMC_PMPROT_REG(base) ((base)->PMPROT)
mbed_official 146:f64d43ff0c18 12095 #define SMC_PMCTRL_REG(base) ((base)->PMCTRL)
mbed_official 146:f64d43ff0c18 12096 #define SMC_VLLSCTRL_REG(base) ((base)->VLLSCTRL)
mbed_official 146:f64d43ff0c18 12097 #define SMC_PMSTAT_REG(base) ((base)->PMSTAT)
mbed_official 146:f64d43ff0c18 12098
mbed_official 146:f64d43ff0c18 12099 /*!
mbed_official 146:f64d43ff0c18 12100 * @}
mbed_official 146:f64d43ff0c18 12101 */ /* end of group SMC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 12102
mbed_official 146:f64d43ff0c18 12103
mbed_official 146:f64d43ff0c18 12104 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12105 -- SMC Register Masks
mbed_official 146:f64d43ff0c18 12106 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12107
mbed_official 146:f64d43ff0c18 12108 /*!
mbed_official 146:f64d43ff0c18 12109 * @addtogroup SMC_Register_Masks SMC Register Masks
mbed_official 146:f64d43ff0c18 12110 * @{
mbed_official 146:f64d43ff0c18 12111 */
mbed_official 146:f64d43ff0c18 12112
mbed_official 146:f64d43ff0c18 12113 /* PMPROT Bit Fields */
mbed_official 146:f64d43ff0c18 12114 #define SMC_PMPROT_AVLLS_MASK 0x2u
mbed_official 146:f64d43ff0c18 12115 #define SMC_PMPROT_AVLLS_SHIFT 1
mbed_official 146:f64d43ff0c18 12116 #define SMC_PMPROT_ALLS_MASK 0x8u
mbed_official 146:f64d43ff0c18 12117 #define SMC_PMPROT_ALLS_SHIFT 3
mbed_official 146:f64d43ff0c18 12118 #define SMC_PMPROT_AVLP_MASK 0x20u
mbed_official 146:f64d43ff0c18 12119 #define SMC_PMPROT_AVLP_SHIFT 5
mbed_official 146:f64d43ff0c18 12120 /* PMCTRL Bit Fields */
mbed_official 146:f64d43ff0c18 12121 #define SMC_PMCTRL_STOPM_MASK 0x7u
mbed_official 146:f64d43ff0c18 12122 #define SMC_PMCTRL_STOPM_SHIFT 0
mbed_official 146:f64d43ff0c18 12123 #define SMC_PMCTRL_STOPM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_STOPM_SHIFT))&SMC_PMCTRL_STOPM_MASK)
mbed_official 146:f64d43ff0c18 12124 #define SMC_PMCTRL_STOPA_MASK 0x8u
mbed_official 146:f64d43ff0c18 12125 #define SMC_PMCTRL_STOPA_SHIFT 3
mbed_official 146:f64d43ff0c18 12126 #define SMC_PMCTRL_RUNM_MASK 0x60u
mbed_official 146:f64d43ff0c18 12127 #define SMC_PMCTRL_RUNM_SHIFT 5
mbed_official 146:f64d43ff0c18 12128 #define SMC_PMCTRL_RUNM(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMCTRL_RUNM_SHIFT))&SMC_PMCTRL_RUNM_MASK)
mbed_official 146:f64d43ff0c18 12129 #define SMC_PMCTRL_LPWUI_MASK 0x80u
mbed_official 146:f64d43ff0c18 12130 #define SMC_PMCTRL_LPWUI_SHIFT 7
mbed_official 146:f64d43ff0c18 12131 /* VLLSCTRL Bit Fields */
mbed_official 146:f64d43ff0c18 12132 #define SMC_VLLSCTRL_VLLSM_MASK 0x7u
mbed_official 146:f64d43ff0c18 12133 #define SMC_VLLSCTRL_VLLSM_SHIFT 0
mbed_official 146:f64d43ff0c18 12134 #define SMC_VLLSCTRL_VLLSM(x) (((uint8_t)(((uint8_t)(x))<<SMC_VLLSCTRL_VLLSM_SHIFT))&SMC_VLLSCTRL_VLLSM_MASK)
mbed_official 146:f64d43ff0c18 12135 #define SMC_VLLSCTRL_PORPO_MASK 0x20u
mbed_official 146:f64d43ff0c18 12136 #define SMC_VLLSCTRL_PORPO_SHIFT 5
mbed_official 146:f64d43ff0c18 12137 /* PMSTAT Bit Fields */
mbed_official 146:f64d43ff0c18 12138 #define SMC_PMSTAT_PMSTAT_MASK 0x7Fu
mbed_official 146:f64d43ff0c18 12139 #define SMC_PMSTAT_PMSTAT_SHIFT 0
mbed_official 146:f64d43ff0c18 12140 #define SMC_PMSTAT_PMSTAT(x) (((uint8_t)(((uint8_t)(x))<<SMC_PMSTAT_PMSTAT_SHIFT))&SMC_PMSTAT_PMSTAT_MASK)
mbed_official 146:f64d43ff0c18 12141
mbed_official 146:f64d43ff0c18 12142 /*!
mbed_official 146:f64d43ff0c18 12143 * @}
mbed_official 146:f64d43ff0c18 12144 */ /* end of group SMC_Register_Masks */
mbed_official 146:f64d43ff0c18 12145
mbed_official 146:f64d43ff0c18 12146
mbed_official 146:f64d43ff0c18 12147 /* SMC - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 12148 /** Peripheral SMC base address */
mbed_official 146:f64d43ff0c18 12149 #define SMC_BASE (0x4007E000u)
mbed_official 146:f64d43ff0c18 12150 /** Peripheral SMC base pointer */
mbed_official 146:f64d43ff0c18 12151 #define SMC ((SMC_Type *)SMC_BASE)
mbed_official 146:f64d43ff0c18 12152 #define SMC_BASE_PTR (SMC)
mbed_official 324:406fd2029f23 12153 /** Array initializer of SMC peripheral base addresses */
mbed_official 324:406fd2029f23 12154 #define SMC_BASE_ADDRS { SMC_BASE }
mbed_official 146:f64d43ff0c18 12155 /** Array initializer of SMC peripheral base pointers */
mbed_official 324:406fd2029f23 12156 #define SMC_BASE_PTRS { SMC }
mbed_official 146:f64d43ff0c18 12157
mbed_official 146:f64d43ff0c18 12158 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12159 -- SMC - Register accessor macros
mbed_official 146:f64d43ff0c18 12160 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12161
mbed_official 146:f64d43ff0c18 12162 /*!
mbed_official 146:f64d43ff0c18 12163 * @addtogroup SMC_Register_Accessor_Macros SMC - Register accessor macros
mbed_official 146:f64d43ff0c18 12164 * @{
mbed_official 146:f64d43ff0c18 12165 */
mbed_official 146:f64d43ff0c18 12166
mbed_official 146:f64d43ff0c18 12167
mbed_official 146:f64d43ff0c18 12168 /* SMC - Register instance definitions */
mbed_official 146:f64d43ff0c18 12169 /* SMC */
mbed_official 146:f64d43ff0c18 12170 #define SMC_PMPROT SMC_PMPROT_REG(SMC)
mbed_official 146:f64d43ff0c18 12171 #define SMC_PMCTRL SMC_PMCTRL_REG(SMC)
mbed_official 146:f64d43ff0c18 12172 #define SMC_VLLSCTRL SMC_VLLSCTRL_REG(SMC)
mbed_official 146:f64d43ff0c18 12173 #define SMC_PMSTAT SMC_PMSTAT_REG(SMC)
mbed_official 146:f64d43ff0c18 12174
mbed_official 146:f64d43ff0c18 12175 /*!
mbed_official 146:f64d43ff0c18 12176 * @}
mbed_official 146:f64d43ff0c18 12177 */ /* end of group SMC_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 12178
mbed_official 146:f64d43ff0c18 12179
mbed_official 146:f64d43ff0c18 12180 /*!
mbed_official 146:f64d43ff0c18 12181 * @}
mbed_official 146:f64d43ff0c18 12182 */ /* end of group SMC_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 12183
mbed_official 146:f64d43ff0c18 12184
mbed_official 146:f64d43ff0c18 12185 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12186 -- SPI Peripheral Access Layer
mbed_official 146:f64d43ff0c18 12187 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12188
mbed_official 146:f64d43ff0c18 12189 /*!
mbed_official 146:f64d43ff0c18 12190 * @addtogroup SPI_Peripheral_Access_Layer SPI Peripheral Access Layer
mbed_official 146:f64d43ff0c18 12191 * @{
mbed_official 146:f64d43ff0c18 12192 */
mbed_official 146:f64d43ff0c18 12193
mbed_official 146:f64d43ff0c18 12194 /** SPI - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 12195 typedef struct {
mbed_official 146:f64d43ff0c18 12196 __IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 12197 uint8_t RESERVED_0[4];
mbed_official 146:f64d43ff0c18 12198 __IO uint32_t TCR; /**< Transfer Count Register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 12199 union { /* offset: 0xC */
mbed_official 146:f64d43ff0c18 12200 __IO uint32_t CTAR[2]; /**< Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
mbed_official 146:f64d43ff0c18 12201 __IO uint32_t CTAR_SLAVE[1]; /**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
mbed_official 146:f64d43ff0c18 12202 };
mbed_official 146:f64d43ff0c18 12203 uint8_t RESERVED_1[24];
mbed_official 146:f64d43ff0c18 12204 __IO uint32_t SR; /**< Status Register, offset: 0x2C */
mbed_official 146:f64d43ff0c18 12205 __IO uint32_t RSER; /**< DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
mbed_official 146:f64d43ff0c18 12206 union { /* offset: 0x34 */
mbed_official 146:f64d43ff0c18 12207 __IO uint32_t PUSHR; /**< PUSH TX FIFO Register In Master Mode, offset: 0x34 */
mbed_official 146:f64d43ff0c18 12208 __IO uint32_t PUSHR_SLAVE; /**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
mbed_official 146:f64d43ff0c18 12209 };
mbed_official 146:f64d43ff0c18 12210 __I uint32_t POPR; /**< POP RX FIFO Register, offset: 0x38 */
mbed_official 146:f64d43ff0c18 12211 __I uint32_t TXFR0; /**< Transmit FIFO Registers, offset: 0x3C */
mbed_official 146:f64d43ff0c18 12212 __I uint32_t TXFR1; /**< Transmit FIFO Registers, offset: 0x40 */
mbed_official 146:f64d43ff0c18 12213 __I uint32_t TXFR2; /**< Transmit FIFO Registers, offset: 0x44 */
mbed_official 146:f64d43ff0c18 12214 __I uint32_t TXFR3; /**< Transmit FIFO Registers, offset: 0x48 */
mbed_official 146:f64d43ff0c18 12215 uint8_t RESERVED_2[48];
mbed_official 146:f64d43ff0c18 12216 __I uint32_t RXFR0; /**< Receive FIFO Registers, offset: 0x7C */
mbed_official 146:f64d43ff0c18 12217 __I uint32_t RXFR1; /**< Receive FIFO Registers, offset: 0x80 */
mbed_official 146:f64d43ff0c18 12218 __I uint32_t RXFR2; /**< Receive FIFO Registers, offset: 0x84 */
mbed_official 146:f64d43ff0c18 12219 __I uint32_t RXFR3; /**< Receive FIFO Registers, offset: 0x88 */
mbed_official 146:f64d43ff0c18 12220 } SPI_Type, *SPI_MemMapPtr;
mbed_official 146:f64d43ff0c18 12221
mbed_official 146:f64d43ff0c18 12222 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12223 -- SPI - Register accessor macros
mbed_official 146:f64d43ff0c18 12224 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12225
mbed_official 146:f64d43ff0c18 12226 /*!
mbed_official 146:f64d43ff0c18 12227 * @addtogroup SPI_Register_Accessor_Macros SPI - Register accessor macros
mbed_official 146:f64d43ff0c18 12228 * @{
mbed_official 146:f64d43ff0c18 12229 */
mbed_official 146:f64d43ff0c18 12230
mbed_official 146:f64d43ff0c18 12231
mbed_official 146:f64d43ff0c18 12232 /* SPI - Register accessors */
mbed_official 146:f64d43ff0c18 12233 #define SPI_MCR_REG(base) ((base)->MCR)
mbed_official 146:f64d43ff0c18 12234 #define SPI_TCR_REG(base) ((base)->TCR)
mbed_official 146:f64d43ff0c18 12235 #define SPI_CTAR_REG(base,index2) ((base)->CTAR[index2])
mbed_official 146:f64d43ff0c18 12236 #define SPI_CTAR_SLAVE_REG(base,index2) ((base)->CTAR_SLAVE[index2])
mbed_official 146:f64d43ff0c18 12237 #define SPI_SR_REG(base) ((base)->SR)
mbed_official 146:f64d43ff0c18 12238 #define SPI_RSER_REG(base) ((base)->RSER)
mbed_official 146:f64d43ff0c18 12239 #define SPI_PUSHR_REG(base) ((base)->PUSHR)
mbed_official 146:f64d43ff0c18 12240 #define SPI_PUSHR_SLAVE_REG(base) ((base)->PUSHR_SLAVE)
mbed_official 146:f64d43ff0c18 12241 #define SPI_POPR_REG(base) ((base)->POPR)
mbed_official 146:f64d43ff0c18 12242 #define SPI_TXFR0_REG(base) ((base)->TXFR0)
mbed_official 146:f64d43ff0c18 12243 #define SPI_TXFR1_REG(base) ((base)->TXFR1)
mbed_official 146:f64d43ff0c18 12244 #define SPI_TXFR2_REG(base) ((base)->TXFR2)
mbed_official 146:f64d43ff0c18 12245 #define SPI_TXFR3_REG(base) ((base)->TXFR3)
mbed_official 146:f64d43ff0c18 12246 #define SPI_RXFR0_REG(base) ((base)->RXFR0)
mbed_official 146:f64d43ff0c18 12247 #define SPI_RXFR1_REG(base) ((base)->RXFR1)
mbed_official 146:f64d43ff0c18 12248 #define SPI_RXFR2_REG(base) ((base)->RXFR2)
mbed_official 146:f64d43ff0c18 12249 #define SPI_RXFR3_REG(base) ((base)->RXFR3)
mbed_official 146:f64d43ff0c18 12250
mbed_official 146:f64d43ff0c18 12251 /*!
mbed_official 146:f64d43ff0c18 12252 * @}
mbed_official 146:f64d43ff0c18 12253 */ /* end of group SPI_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 12254
mbed_official 146:f64d43ff0c18 12255
mbed_official 146:f64d43ff0c18 12256 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12257 -- SPI Register Masks
mbed_official 146:f64d43ff0c18 12258 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12259
mbed_official 146:f64d43ff0c18 12260 /*!
mbed_official 146:f64d43ff0c18 12261 * @addtogroup SPI_Register_Masks SPI Register Masks
mbed_official 146:f64d43ff0c18 12262 * @{
mbed_official 146:f64d43ff0c18 12263 */
mbed_official 146:f64d43ff0c18 12264
mbed_official 146:f64d43ff0c18 12265 /* MCR Bit Fields */
mbed_official 146:f64d43ff0c18 12266 #define SPI_MCR_HALT_MASK 0x1u
mbed_official 146:f64d43ff0c18 12267 #define SPI_MCR_HALT_SHIFT 0
mbed_official 146:f64d43ff0c18 12268 #define SPI_MCR_SMPL_PT_MASK 0x300u
mbed_official 146:f64d43ff0c18 12269 #define SPI_MCR_SMPL_PT_SHIFT 8
mbed_official 146:f64d43ff0c18 12270 #define SPI_MCR_SMPL_PT(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_SMPL_PT_SHIFT))&SPI_MCR_SMPL_PT_MASK)
mbed_official 146:f64d43ff0c18 12271 #define SPI_MCR_CLR_RXF_MASK 0x400u
mbed_official 146:f64d43ff0c18 12272 #define SPI_MCR_CLR_RXF_SHIFT 10
mbed_official 146:f64d43ff0c18 12273 #define SPI_MCR_CLR_TXF_MASK 0x800u
mbed_official 146:f64d43ff0c18 12274 #define SPI_MCR_CLR_TXF_SHIFT 11
mbed_official 146:f64d43ff0c18 12275 #define SPI_MCR_DIS_RXF_MASK 0x1000u
mbed_official 146:f64d43ff0c18 12276 #define SPI_MCR_DIS_RXF_SHIFT 12
mbed_official 146:f64d43ff0c18 12277 #define SPI_MCR_DIS_TXF_MASK 0x2000u
mbed_official 146:f64d43ff0c18 12278 #define SPI_MCR_DIS_TXF_SHIFT 13
mbed_official 146:f64d43ff0c18 12279 #define SPI_MCR_MDIS_MASK 0x4000u
mbed_official 146:f64d43ff0c18 12280 #define SPI_MCR_MDIS_SHIFT 14
mbed_official 146:f64d43ff0c18 12281 #define SPI_MCR_DOZE_MASK 0x8000u
mbed_official 146:f64d43ff0c18 12282 #define SPI_MCR_DOZE_SHIFT 15
mbed_official 146:f64d43ff0c18 12283 #define SPI_MCR_PCSIS_MASK 0x3F0000u
mbed_official 146:f64d43ff0c18 12284 #define SPI_MCR_PCSIS_SHIFT 16
mbed_official 146:f64d43ff0c18 12285 #define SPI_MCR_PCSIS(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_PCSIS_SHIFT))&SPI_MCR_PCSIS_MASK)
mbed_official 146:f64d43ff0c18 12286 #define SPI_MCR_ROOE_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 12287 #define SPI_MCR_ROOE_SHIFT 24
mbed_official 146:f64d43ff0c18 12288 #define SPI_MCR_PCSSE_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 12289 #define SPI_MCR_PCSSE_SHIFT 25
mbed_official 146:f64d43ff0c18 12290 #define SPI_MCR_MTFE_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 12291 #define SPI_MCR_MTFE_SHIFT 26
mbed_official 146:f64d43ff0c18 12292 #define SPI_MCR_FRZ_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 12293 #define SPI_MCR_FRZ_SHIFT 27
mbed_official 146:f64d43ff0c18 12294 #define SPI_MCR_DCONF_MASK 0x30000000u
mbed_official 146:f64d43ff0c18 12295 #define SPI_MCR_DCONF_SHIFT 28
mbed_official 146:f64d43ff0c18 12296 #define SPI_MCR_DCONF(x) (((uint32_t)(((uint32_t)(x))<<SPI_MCR_DCONF_SHIFT))&SPI_MCR_DCONF_MASK)
mbed_official 146:f64d43ff0c18 12297 #define SPI_MCR_CONT_SCKE_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 12298 #define SPI_MCR_CONT_SCKE_SHIFT 30
mbed_official 146:f64d43ff0c18 12299 #define SPI_MCR_MSTR_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 12300 #define SPI_MCR_MSTR_SHIFT 31
mbed_official 146:f64d43ff0c18 12301 /* TCR Bit Fields */
mbed_official 146:f64d43ff0c18 12302 #define SPI_TCR_SPI_TCNT_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 12303 #define SPI_TCR_SPI_TCNT_SHIFT 16
mbed_official 146:f64d43ff0c18 12304 #define SPI_TCR_SPI_TCNT(x) (((uint32_t)(((uint32_t)(x))<<SPI_TCR_SPI_TCNT_SHIFT))&SPI_TCR_SPI_TCNT_MASK)
mbed_official 146:f64d43ff0c18 12305 /* CTAR Bit Fields */
mbed_official 146:f64d43ff0c18 12306 #define SPI_CTAR_BR_MASK 0xFu
mbed_official 146:f64d43ff0c18 12307 #define SPI_CTAR_BR_SHIFT 0
mbed_official 146:f64d43ff0c18 12308 #define SPI_CTAR_BR(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_BR_SHIFT))&SPI_CTAR_BR_MASK)
mbed_official 146:f64d43ff0c18 12309 #define SPI_CTAR_DT_MASK 0xF0u
mbed_official 146:f64d43ff0c18 12310 #define SPI_CTAR_DT_SHIFT 4
mbed_official 146:f64d43ff0c18 12311 #define SPI_CTAR_DT(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_DT_SHIFT))&SPI_CTAR_DT_MASK)
mbed_official 146:f64d43ff0c18 12312 #define SPI_CTAR_ASC_MASK 0xF00u
mbed_official 146:f64d43ff0c18 12313 #define SPI_CTAR_ASC_SHIFT 8
mbed_official 146:f64d43ff0c18 12314 #define SPI_CTAR_ASC(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_ASC_SHIFT))&SPI_CTAR_ASC_MASK)
mbed_official 146:f64d43ff0c18 12315 #define SPI_CTAR_CSSCK_MASK 0xF000u
mbed_official 146:f64d43ff0c18 12316 #define SPI_CTAR_CSSCK_SHIFT 12
mbed_official 146:f64d43ff0c18 12317 #define SPI_CTAR_CSSCK(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_CSSCK_SHIFT))&SPI_CTAR_CSSCK_MASK)
mbed_official 146:f64d43ff0c18 12318 #define SPI_CTAR_PBR_MASK 0x30000u
mbed_official 146:f64d43ff0c18 12319 #define SPI_CTAR_PBR_SHIFT 16
mbed_official 146:f64d43ff0c18 12320 #define SPI_CTAR_PBR(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PBR_SHIFT))&SPI_CTAR_PBR_MASK)
mbed_official 146:f64d43ff0c18 12321 #define SPI_CTAR_PDT_MASK 0xC0000u
mbed_official 146:f64d43ff0c18 12322 #define SPI_CTAR_PDT_SHIFT 18
mbed_official 146:f64d43ff0c18 12323 #define SPI_CTAR_PDT(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PDT_SHIFT))&SPI_CTAR_PDT_MASK)
mbed_official 146:f64d43ff0c18 12324 #define SPI_CTAR_PASC_MASK 0x300000u
mbed_official 146:f64d43ff0c18 12325 #define SPI_CTAR_PASC_SHIFT 20
mbed_official 146:f64d43ff0c18 12326 #define SPI_CTAR_PASC(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PASC_SHIFT))&SPI_CTAR_PASC_MASK)
mbed_official 146:f64d43ff0c18 12327 #define SPI_CTAR_PCSSCK_MASK 0xC00000u
mbed_official 146:f64d43ff0c18 12328 #define SPI_CTAR_PCSSCK_SHIFT 22
mbed_official 146:f64d43ff0c18 12329 #define SPI_CTAR_PCSSCK(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_PCSSCK_SHIFT))&SPI_CTAR_PCSSCK_MASK)
mbed_official 146:f64d43ff0c18 12330 #define SPI_CTAR_LSBFE_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 12331 #define SPI_CTAR_LSBFE_SHIFT 24
mbed_official 146:f64d43ff0c18 12332 #define SPI_CTAR_CPHA_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 12333 #define SPI_CTAR_CPHA_SHIFT 25
mbed_official 146:f64d43ff0c18 12334 #define SPI_CTAR_CPOL_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 12335 #define SPI_CTAR_CPOL_SHIFT 26
mbed_official 146:f64d43ff0c18 12336 #define SPI_CTAR_FMSZ_MASK 0x78000000u
mbed_official 146:f64d43ff0c18 12337 #define SPI_CTAR_FMSZ_SHIFT 27
mbed_official 146:f64d43ff0c18 12338 #define SPI_CTAR_FMSZ(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_FMSZ_SHIFT))&SPI_CTAR_FMSZ_MASK)
mbed_official 146:f64d43ff0c18 12339 #define SPI_CTAR_DBR_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 12340 #define SPI_CTAR_DBR_SHIFT 31
mbed_official 146:f64d43ff0c18 12341 /* CTAR_SLAVE Bit Fields */
mbed_official 146:f64d43ff0c18 12342 #define SPI_CTAR_SLAVE_CPHA_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 12343 #define SPI_CTAR_SLAVE_CPHA_SHIFT 25
mbed_official 146:f64d43ff0c18 12344 #define SPI_CTAR_SLAVE_CPOL_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 12345 #define SPI_CTAR_SLAVE_CPOL_SHIFT 26
mbed_official 146:f64d43ff0c18 12346 #define SPI_CTAR_SLAVE_FMSZ_MASK 0xF8000000u
mbed_official 146:f64d43ff0c18 12347 #define SPI_CTAR_SLAVE_FMSZ_SHIFT 27
mbed_official 146:f64d43ff0c18 12348 #define SPI_CTAR_SLAVE_FMSZ(x) (((uint32_t)(((uint32_t)(x))<<SPI_CTAR_SLAVE_FMSZ_SHIFT))&SPI_CTAR_SLAVE_FMSZ_MASK)
mbed_official 146:f64d43ff0c18 12349 /* SR Bit Fields */
mbed_official 146:f64d43ff0c18 12350 #define SPI_SR_POPNXTPTR_MASK 0xFu
mbed_official 146:f64d43ff0c18 12351 #define SPI_SR_POPNXTPTR_SHIFT 0
mbed_official 146:f64d43ff0c18 12352 #define SPI_SR_POPNXTPTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_POPNXTPTR_SHIFT))&SPI_SR_POPNXTPTR_MASK)
mbed_official 146:f64d43ff0c18 12353 #define SPI_SR_RXCTR_MASK 0xF0u
mbed_official 146:f64d43ff0c18 12354 #define SPI_SR_RXCTR_SHIFT 4
mbed_official 146:f64d43ff0c18 12355 #define SPI_SR_RXCTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_RXCTR_SHIFT))&SPI_SR_RXCTR_MASK)
mbed_official 146:f64d43ff0c18 12356 #define SPI_SR_TXNXTPTR_MASK 0xF00u
mbed_official 146:f64d43ff0c18 12357 #define SPI_SR_TXNXTPTR_SHIFT 8
mbed_official 146:f64d43ff0c18 12358 #define SPI_SR_TXNXTPTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_TXNXTPTR_SHIFT))&SPI_SR_TXNXTPTR_MASK)
mbed_official 146:f64d43ff0c18 12359 #define SPI_SR_TXCTR_MASK 0xF000u
mbed_official 146:f64d43ff0c18 12360 #define SPI_SR_TXCTR_SHIFT 12
mbed_official 146:f64d43ff0c18 12361 #define SPI_SR_TXCTR(x) (((uint32_t)(((uint32_t)(x))<<SPI_SR_TXCTR_SHIFT))&SPI_SR_TXCTR_MASK)
mbed_official 146:f64d43ff0c18 12362 #define SPI_SR_RFDF_MASK 0x20000u
mbed_official 146:f64d43ff0c18 12363 #define SPI_SR_RFDF_SHIFT 17
mbed_official 146:f64d43ff0c18 12364 #define SPI_SR_RFOF_MASK 0x80000u
mbed_official 146:f64d43ff0c18 12365 #define SPI_SR_RFOF_SHIFT 19
mbed_official 146:f64d43ff0c18 12366 #define SPI_SR_TFFF_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 12367 #define SPI_SR_TFFF_SHIFT 25
mbed_official 146:f64d43ff0c18 12368 #define SPI_SR_TFUF_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 12369 #define SPI_SR_TFUF_SHIFT 27
mbed_official 146:f64d43ff0c18 12370 #define SPI_SR_EOQF_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 12371 #define SPI_SR_EOQF_SHIFT 28
mbed_official 146:f64d43ff0c18 12372 #define SPI_SR_TXRXS_MASK 0x40000000u
mbed_official 146:f64d43ff0c18 12373 #define SPI_SR_TXRXS_SHIFT 30
mbed_official 146:f64d43ff0c18 12374 #define SPI_SR_TCF_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 12375 #define SPI_SR_TCF_SHIFT 31
mbed_official 146:f64d43ff0c18 12376 /* RSER Bit Fields */
mbed_official 146:f64d43ff0c18 12377 #define SPI_RSER_RFDF_DIRS_MASK 0x10000u
mbed_official 146:f64d43ff0c18 12378 #define SPI_RSER_RFDF_DIRS_SHIFT 16
mbed_official 146:f64d43ff0c18 12379 #define SPI_RSER_RFDF_RE_MASK 0x20000u
mbed_official 146:f64d43ff0c18 12380 #define SPI_RSER_RFDF_RE_SHIFT 17
mbed_official 146:f64d43ff0c18 12381 #define SPI_RSER_RFOF_RE_MASK 0x80000u
mbed_official 146:f64d43ff0c18 12382 #define SPI_RSER_RFOF_RE_SHIFT 19
mbed_official 146:f64d43ff0c18 12383 #define SPI_RSER_TFFF_DIRS_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 12384 #define SPI_RSER_TFFF_DIRS_SHIFT 24
mbed_official 146:f64d43ff0c18 12385 #define SPI_RSER_TFFF_RE_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 12386 #define SPI_RSER_TFFF_RE_SHIFT 25
mbed_official 146:f64d43ff0c18 12387 #define SPI_RSER_TFUF_RE_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 12388 #define SPI_RSER_TFUF_RE_SHIFT 27
mbed_official 146:f64d43ff0c18 12389 #define SPI_RSER_EOQF_RE_MASK 0x10000000u
mbed_official 146:f64d43ff0c18 12390 #define SPI_RSER_EOQF_RE_SHIFT 28
mbed_official 146:f64d43ff0c18 12391 #define SPI_RSER_TCF_RE_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 12392 #define SPI_RSER_TCF_RE_SHIFT 31
mbed_official 146:f64d43ff0c18 12393 /* PUSHR Bit Fields */
mbed_official 146:f64d43ff0c18 12394 #define SPI_PUSHR_TXDATA_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 12395 #define SPI_PUSHR_TXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12396 #define SPI_PUSHR_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_TXDATA_SHIFT))&SPI_PUSHR_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12397 #define SPI_PUSHR_PCS_MASK 0x3F0000u
mbed_official 146:f64d43ff0c18 12398 #define SPI_PUSHR_PCS_SHIFT 16
mbed_official 146:f64d43ff0c18 12399 #define SPI_PUSHR_PCS(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_PCS_SHIFT))&SPI_PUSHR_PCS_MASK)
mbed_official 146:f64d43ff0c18 12400 #define SPI_PUSHR_CTCNT_MASK 0x4000000u
mbed_official 146:f64d43ff0c18 12401 #define SPI_PUSHR_CTCNT_SHIFT 26
mbed_official 146:f64d43ff0c18 12402 #define SPI_PUSHR_EOQ_MASK 0x8000000u
mbed_official 146:f64d43ff0c18 12403 #define SPI_PUSHR_EOQ_SHIFT 27
mbed_official 146:f64d43ff0c18 12404 #define SPI_PUSHR_CTAS_MASK 0x70000000u
mbed_official 146:f64d43ff0c18 12405 #define SPI_PUSHR_CTAS_SHIFT 28
mbed_official 146:f64d43ff0c18 12406 #define SPI_PUSHR_CTAS(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_CTAS_SHIFT))&SPI_PUSHR_CTAS_MASK)
mbed_official 146:f64d43ff0c18 12407 #define SPI_PUSHR_CONT_MASK 0x80000000u
mbed_official 146:f64d43ff0c18 12408 #define SPI_PUSHR_CONT_SHIFT 31
mbed_official 146:f64d43ff0c18 12409 /* PUSHR_SLAVE Bit Fields */
mbed_official 146:f64d43ff0c18 12410 #define SPI_PUSHR_SLAVE_TXDATA_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 12411 #define SPI_PUSHR_SLAVE_TXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12412 #define SPI_PUSHR_SLAVE_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_PUSHR_SLAVE_TXDATA_SHIFT))&SPI_PUSHR_SLAVE_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12413 /* POPR Bit Fields */
mbed_official 146:f64d43ff0c18 12414 #define SPI_POPR_RXDATA_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 12415 #define SPI_POPR_RXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12416 #define SPI_POPR_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_POPR_RXDATA_SHIFT))&SPI_POPR_RXDATA_MASK)
mbed_official 146:f64d43ff0c18 12417 /* TXFR0 Bit Fields */
mbed_official 146:f64d43ff0c18 12418 #define SPI_TXFR0_TXDATA_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 12419 #define SPI_TXFR0_TXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12420 #define SPI_TXFR0_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR0_TXDATA_SHIFT))&SPI_TXFR0_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12421 #define SPI_TXFR0_TXCMD_TXDATA_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 12422 #define SPI_TXFR0_TXCMD_TXDATA_SHIFT 16
mbed_official 146:f64d43ff0c18 12423 #define SPI_TXFR0_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR0_TXCMD_TXDATA_SHIFT))&SPI_TXFR0_TXCMD_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12424 /* TXFR1 Bit Fields */
mbed_official 146:f64d43ff0c18 12425 #define SPI_TXFR1_TXDATA_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 12426 #define SPI_TXFR1_TXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12427 #define SPI_TXFR1_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR1_TXDATA_SHIFT))&SPI_TXFR1_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12428 #define SPI_TXFR1_TXCMD_TXDATA_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 12429 #define SPI_TXFR1_TXCMD_TXDATA_SHIFT 16
mbed_official 146:f64d43ff0c18 12430 #define SPI_TXFR1_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR1_TXCMD_TXDATA_SHIFT))&SPI_TXFR1_TXCMD_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12431 /* TXFR2 Bit Fields */
mbed_official 146:f64d43ff0c18 12432 #define SPI_TXFR2_TXDATA_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 12433 #define SPI_TXFR2_TXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12434 #define SPI_TXFR2_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR2_TXDATA_SHIFT))&SPI_TXFR2_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12435 #define SPI_TXFR2_TXCMD_TXDATA_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 12436 #define SPI_TXFR2_TXCMD_TXDATA_SHIFT 16
mbed_official 146:f64d43ff0c18 12437 #define SPI_TXFR2_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR2_TXCMD_TXDATA_SHIFT))&SPI_TXFR2_TXCMD_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12438 /* TXFR3 Bit Fields */
mbed_official 146:f64d43ff0c18 12439 #define SPI_TXFR3_TXDATA_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 12440 #define SPI_TXFR3_TXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12441 #define SPI_TXFR3_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR3_TXDATA_SHIFT))&SPI_TXFR3_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12442 #define SPI_TXFR3_TXCMD_TXDATA_MASK 0xFFFF0000u
mbed_official 146:f64d43ff0c18 12443 #define SPI_TXFR3_TXCMD_TXDATA_SHIFT 16
mbed_official 146:f64d43ff0c18 12444 #define SPI_TXFR3_TXCMD_TXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_TXFR3_TXCMD_TXDATA_SHIFT))&SPI_TXFR3_TXCMD_TXDATA_MASK)
mbed_official 146:f64d43ff0c18 12445 /* RXFR0 Bit Fields */
mbed_official 146:f64d43ff0c18 12446 #define SPI_RXFR0_RXDATA_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 12447 #define SPI_RXFR0_RXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12448 #define SPI_RXFR0_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR0_RXDATA_SHIFT))&SPI_RXFR0_RXDATA_MASK)
mbed_official 146:f64d43ff0c18 12449 /* RXFR1 Bit Fields */
mbed_official 146:f64d43ff0c18 12450 #define SPI_RXFR1_RXDATA_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 12451 #define SPI_RXFR1_RXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12452 #define SPI_RXFR1_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR1_RXDATA_SHIFT))&SPI_RXFR1_RXDATA_MASK)
mbed_official 146:f64d43ff0c18 12453 /* RXFR2 Bit Fields */
mbed_official 146:f64d43ff0c18 12454 #define SPI_RXFR2_RXDATA_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 12455 #define SPI_RXFR2_RXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12456 #define SPI_RXFR2_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR2_RXDATA_SHIFT))&SPI_RXFR2_RXDATA_MASK)
mbed_official 146:f64d43ff0c18 12457 /* RXFR3 Bit Fields */
mbed_official 146:f64d43ff0c18 12458 #define SPI_RXFR3_RXDATA_MASK 0xFFFFFFFFu
mbed_official 146:f64d43ff0c18 12459 #define SPI_RXFR3_RXDATA_SHIFT 0
mbed_official 146:f64d43ff0c18 12460 #define SPI_RXFR3_RXDATA(x) (((uint32_t)(((uint32_t)(x))<<SPI_RXFR3_RXDATA_SHIFT))&SPI_RXFR3_RXDATA_MASK)
mbed_official 146:f64d43ff0c18 12461
mbed_official 146:f64d43ff0c18 12462 /*!
mbed_official 146:f64d43ff0c18 12463 * @}
mbed_official 146:f64d43ff0c18 12464 */ /* end of group SPI_Register_Masks */
mbed_official 146:f64d43ff0c18 12465
mbed_official 146:f64d43ff0c18 12466
mbed_official 146:f64d43ff0c18 12467 /* SPI - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 12468 /** Peripheral SPI0 base address */
mbed_official 146:f64d43ff0c18 12469 #define SPI0_BASE (0x4002C000u)
mbed_official 146:f64d43ff0c18 12470 /** Peripheral SPI0 base pointer */
mbed_official 146:f64d43ff0c18 12471 #define SPI0 ((SPI_Type *)SPI0_BASE)
mbed_official 146:f64d43ff0c18 12472 #define SPI0_BASE_PTR (SPI0)
mbed_official 146:f64d43ff0c18 12473 /** Peripheral SPI1 base address */
mbed_official 146:f64d43ff0c18 12474 #define SPI1_BASE (0x4002D000u)
mbed_official 146:f64d43ff0c18 12475 /** Peripheral SPI1 base pointer */
mbed_official 146:f64d43ff0c18 12476 #define SPI1 ((SPI_Type *)SPI1_BASE)
mbed_official 146:f64d43ff0c18 12477 #define SPI1_BASE_PTR (SPI1)
mbed_official 146:f64d43ff0c18 12478 /** Peripheral SPI2 base address */
mbed_official 146:f64d43ff0c18 12479 #define SPI2_BASE (0x400AC000u)
mbed_official 146:f64d43ff0c18 12480 /** Peripheral SPI2 base pointer */
mbed_official 146:f64d43ff0c18 12481 #define SPI2 ((SPI_Type *)SPI2_BASE)
mbed_official 146:f64d43ff0c18 12482 #define SPI2_BASE_PTR (SPI2)
mbed_official 324:406fd2029f23 12483 /** Array initializer of SPI peripheral base addresses */
mbed_official 324:406fd2029f23 12484 #define SPI_BASE_ADDRS { SPI0_BASE, SPI1_BASE, SPI2_BASE }
mbed_official 146:f64d43ff0c18 12485 /** Array initializer of SPI peripheral base pointers */
mbed_official 324:406fd2029f23 12486 #define SPI_BASE_PTRS { SPI0, SPI1, SPI2 }
mbed_official 324:406fd2029f23 12487 /** Interrupt vectors for the SPI peripheral type */
mbed_official 324:406fd2029f23 12488 #define SPI_IRQS { SPI0_IRQn, SPI1_IRQn, SPI2_IRQn }
mbed_official 146:f64d43ff0c18 12489
mbed_official 146:f64d43ff0c18 12490 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12491 -- SPI - Register accessor macros
mbed_official 146:f64d43ff0c18 12492 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12493
mbed_official 146:f64d43ff0c18 12494 /*!
mbed_official 146:f64d43ff0c18 12495 * @addtogroup SPI_Register_Accessor_Macros SPI - Register accessor macros
mbed_official 146:f64d43ff0c18 12496 * @{
mbed_official 146:f64d43ff0c18 12497 */
mbed_official 146:f64d43ff0c18 12498
mbed_official 146:f64d43ff0c18 12499
mbed_official 146:f64d43ff0c18 12500 /* SPI - Register instance definitions */
mbed_official 146:f64d43ff0c18 12501 /* SPI0 */
mbed_official 146:f64d43ff0c18 12502 #define SPI0_MCR SPI_MCR_REG(SPI0)
mbed_official 146:f64d43ff0c18 12503 #define SPI0_TCR SPI_TCR_REG(SPI0)
mbed_official 146:f64d43ff0c18 12504 #define SPI0_CTAR0 SPI_CTAR_REG(SPI0,0)
mbed_official 146:f64d43ff0c18 12505 #define SPI0_CTAR0_SLAVE SPI_CTAR_SLAVE_REG(SPI0,0)
mbed_official 146:f64d43ff0c18 12506 #define SPI0_CTAR1 SPI_CTAR_REG(SPI0,1)
mbed_official 146:f64d43ff0c18 12507 #define SPI0_SR SPI_SR_REG(SPI0)
mbed_official 146:f64d43ff0c18 12508 #define SPI0_RSER SPI_RSER_REG(SPI0)
mbed_official 146:f64d43ff0c18 12509 #define SPI0_PUSHR SPI_PUSHR_REG(SPI0)
mbed_official 146:f64d43ff0c18 12510 #define SPI0_PUSHR_SLAVE SPI_PUSHR_SLAVE_REG(SPI0)
mbed_official 146:f64d43ff0c18 12511 #define SPI0_POPR SPI_POPR_REG(SPI0)
mbed_official 146:f64d43ff0c18 12512 #define SPI0_TXFR0 SPI_TXFR0_REG(SPI0)
mbed_official 146:f64d43ff0c18 12513 #define SPI0_TXFR1 SPI_TXFR1_REG(SPI0)
mbed_official 146:f64d43ff0c18 12514 #define SPI0_TXFR2 SPI_TXFR2_REG(SPI0)
mbed_official 146:f64d43ff0c18 12515 #define SPI0_TXFR3 SPI_TXFR3_REG(SPI0)
mbed_official 146:f64d43ff0c18 12516 #define SPI0_RXFR0 SPI_RXFR0_REG(SPI0)
mbed_official 146:f64d43ff0c18 12517 #define SPI0_RXFR1 SPI_RXFR1_REG(SPI0)
mbed_official 146:f64d43ff0c18 12518 #define SPI0_RXFR2 SPI_RXFR2_REG(SPI0)
mbed_official 146:f64d43ff0c18 12519 #define SPI0_RXFR3 SPI_RXFR3_REG(SPI0)
mbed_official 146:f64d43ff0c18 12520 /* SPI1 */
mbed_official 146:f64d43ff0c18 12521 #define SPI1_MCR SPI_MCR_REG(SPI1)
mbed_official 146:f64d43ff0c18 12522 #define SPI1_TCR SPI_TCR_REG(SPI1)
mbed_official 146:f64d43ff0c18 12523 #define SPI1_CTAR0 SPI_CTAR_REG(SPI1,0)
mbed_official 146:f64d43ff0c18 12524 #define SPI1_CTAR0_SLAVE SPI_CTAR_SLAVE_REG(SPI1,0)
mbed_official 146:f64d43ff0c18 12525 #define SPI1_CTAR1 SPI_CTAR_REG(SPI1,1)
mbed_official 146:f64d43ff0c18 12526 #define SPI1_SR SPI_SR_REG(SPI1)
mbed_official 146:f64d43ff0c18 12527 #define SPI1_RSER SPI_RSER_REG(SPI1)
mbed_official 146:f64d43ff0c18 12528 #define SPI1_PUSHR SPI_PUSHR_REG(SPI1)
mbed_official 146:f64d43ff0c18 12529 #define SPI1_PUSHR_SLAVE SPI_PUSHR_SLAVE_REG(SPI1)
mbed_official 146:f64d43ff0c18 12530 #define SPI1_POPR SPI_POPR_REG(SPI1)
mbed_official 146:f64d43ff0c18 12531 #define SPI1_TXFR0 SPI_TXFR0_REG(SPI1)
mbed_official 146:f64d43ff0c18 12532 #define SPI1_TXFR1 SPI_TXFR1_REG(SPI1)
mbed_official 146:f64d43ff0c18 12533 #define SPI1_TXFR2 SPI_TXFR2_REG(SPI1)
mbed_official 146:f64d43ff0c18 12534 #define SPI1_TXFR3 SPI_TXFR3_REG(SPI1)
mbed_official 146:f64d43ff0c18 12535 #define SPI1_RXFR0 SPI_RXFR0_REG(SPI1)
mbed_official 146:f64d43ff0c18 12536 #define SPI1_RXFR1 SPI_RXFR1_REG(SPI1)
mbed_official 146:f64d43ff0c18 12537 #define SPI1_RXFR2 SPI_RXFR2_REG(SPI1)
mbed_official 146:f64d43ff0c18 12538 #define SPI1_RXFR3 SPI_RXFR3_REG(SPI1)
mbed_official 146:f64d43ff0c18 12539 /* SPI2 */
mbed_official 146:f64d43ff0c18 12540 #define SPI2_MCR SPI_MCR_REG(SPI2)
mbed_official 146:f64d43ff0c18 12541 #define SPI2_TCR SPI_TCR_REG(SPI2)
mbed_official 146:f64d43ff0c18 12542 #define SPI2_CTAR0 SPI_CTAR_REG(SPI2,0)
mbed_official 146:f64d43ff0c18 12543 #define SPI2_CTAR0_SLAVE SPI_CTAR_SLAVE_REG(SPI2,0)
mbed_official 146:f64d43ff0c18 12544 #define SPI2_CTAR1 SPI_CTAR_REG(SPI2,1)
mbed_official 146:f64d43ff0c18 12545 #define SPI2_SR SPI_SR_REG(SPI2)
mbed_official 146:f64d43ff0c18 12546 #define SPI2_RSER SPI_RSER_REG(SPI2)
mbed_official 146:f64d43ff0c18 12547 #define SPI2_PUSHR SPI_PUSHR_REG(SPI2)
mbed_official 146:f64d43ff0c18 12548 #define SPI2_PUSHR_SLAVE SPI_PUSHR_SLAVE_REG(SPI2)
mbed_official 146:f64d43ff0c18 12549 #define SPI2_POPR SPI_POPR_REG(SPI2)
mbed_official 146:f64d43ff0c18 12550 #define SPI2_TXFR0 SPI_TXFR0_REG(SPI2)
mbed_official 146:f64d43ff0c18 12551 #define SPI2_TXFR1 SPI_TXFR1_REG(SPI2)
mbed_official 146:f64d43ff0c18 12552 #define SPI2_TXFR2 SPI_TXFR2_REG(SPI2)
mbed_official 146:f64d43ff0c18 12553 #define SPI2_TXFR3 SPI_TXFR3_REG(SPI2)
mbed_official 146:f64d43ff0c18 12554 #define SPI2_RXFR0 SPI_RXFR0_REG(SPI2)
mbed_official 146:f64d43ff0c18 12555 #define SPI2_RXFR1 SPI_RXFR1_REG(SPI2)
mbed_official 146:f64d43ff0c18 12556 #define SPI2_RXFR2 SPI_RXFR2_REG(SPI2)
mbed_official 146:f64d43ff0c18 12557 #define SPI2_RXFR3 SPI_RXFR3_REG(SPI2)
mbed_official 146:f64d43ff0c18 12558
mbed_official 146:f64d43ff0c18 12559 /* SPI - Register array accessors */
mbed_official 146:f64d43ff0c18 12560 #define SPI0_CTAR(index2) SPI_CTAR_REG(SPI0,index2)
mbed_official 146:f64d43ff0c18 12561 #define SPI1_CTAR(index2) SPI_CTAR_REG(SPI1,index2)
mbed_official 146:f64d43ff0c18 12562 #define SPI2_CTAR(index2) SPI_CTAR_REG(SPI2,index2)
mbed_official 146:f64d43ff0c18 12563 #define SPI0_CTAR_SLAVE(index2) SPI_CTAR_SLAVE_REG(SPI0,index2)
mbed_official 146:f64d43ff0c18 12564 #define SPI1_CTAR_SLAVE(index2) SPI_CTAR_SLAVE_REG(SPI1,index2)
mbed_official 146:f64d43ff0c18 12565 #define SPI2_CTAR_SLAVE(index2) SPI_CTAR_SLAVE_REG(SPI2,index2)
mbed_official 146:f64d43ff0c18 12566
mbed_official 146:f64d43ff0c18 12567 /*!
mbed_official 146:f64d43ff0c18 12568 * @}
mbed_official 146:f64d43ff0c18 12569 */ /* end of group SPI_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 12570
mbed_official 146:f64d43ff0c18 12571
mbed_official 146:f64d43ff0c18 12572 /*!
mbed_official 146:f64d43ff0c18 12573 * @}
mbed_official 146:f64d43ff0c18 12574 */ /* end of group SPI_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 12575
mbed_official 146:f64d43ff0c18 12576
mbed_official 146:f64d43ff0c18 12577 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12578 -- UART Peripheral Access Layer
mbed_official 146:f64d43ff0c18 12579 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12580
mbed_official 146:f64d43ff0c18 12581 /*!
mbed_official 146:f64d43ff0c18 12582 * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer
mbed_official 146:f64d43ff0c18 12583 * @{
mbed_official 146:f64d43ff0c18 12584 */
mbed_official 146:f64d43ff0c18 12585
mbed_official 146:f64d43ff0c18 12586 /** UART - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 12587 typedef struct {
mbed_official 146:f64d43ff0c18 12588 __IO uint8_t BDH; /**< UART Baud Rate Registers: High, offset: 0x0 */
mbed_official 146:f64d43ff0c18 12589 __IO uint8_t BDL; /**< UART Baud Rate Registers: Low, offset: 0x1 */
mbed_official 146:f64d43ff0c18 12590 __IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
mbed_official 146:f64d43ff0c18 12591 __IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
mbed_official 146:f64d43ff0c18 12592 __I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
mbed_official 146:f64d43ff0c18 12593 __IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
mbed_official 146:f64d43ff0c18 12594 __IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
mbed_official 146:f64d43ff0c18 12595 __IO uint8_t D; /**< UART Data Register, offset: 0x7 */
mbed_official 146:f64d43ff0c18 12596 __IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
mbed_official 146:f64d43ff0c18 12597 __IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
mbed_official 146:f64d43ff0c18 12598 __IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
mbed_official 146:f64d43ff0c18 12599 __IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
mbed_official 146:f64d43ff0c18 12600 __I uint8_t ED; /**< UART Extended Data Register, offset: 0xC */
mbed_official 146:f64d43ff0c18 12601 __IO uint8_t MODEM; /**< UART Modem Register, offset: 0xD */
mbed_official 146:f64d43ff0c18 12602 __IO uint8_t IR; /**< UART Infrared Register, offset: 0xE */
mbed_official 146:f64d43ff0c18 12603 uint8_t RESERVED_0[1];
mbed_official 146:f64d43ff0c18 12604 __IO uint8_t PFIFO; /**< UART FIFO Parameters, offset: 0x10 */
mbed_official 146:f64d43ff0c18 12605 __IO uint8_t CFIFO; /**< UART FIFO Control Register, offset: 0x11 */
mbed_official 146:f64d43ff0c18 12606 __IO uint8_t SFIFO; /**< UART FIFO Status Register, offset: 0x12 */
mbed_official 146:f64d43ff0c18 12607 __IO uint8_t TWFIFO; /**< UART FIFO Transmit Watermark, offset: 0x13 */
mbed_official 146:f64d43ff0c18 12608 __I uint8_t TCFIFO; /**< UART FIFO Transmit Count, offset: 0x14 */
mbed_official 146:f64d43ff0c18 12609 __IO uint8_t RWFIFO; /**< UART FIFO Receive Watermark, offset: 0x15 */
mbed_official 146:f64d43ff0c18 12610 __I uint8_t RCFIFO; /**< UART FIFO Receive Count, offset: 0x16 */
mbed_official 146:f64d43ff0c18 12611 uint8_t RESERVED_1[1];
mbed_official 146:f64d43ff0c18 12612 __IO uint8_t C7816; /**< UART 7816 Control Register, offset: 0x18 */
mbed_official 146:f64d43ff0c18 12613 __IO uint8_t IE7816; /**< UART 7816 Interrupt Enable Register, offset: 0x19 */
mbed_official 146:f64d43ff0c18 12614 __IO uint8_t IS7816; /**< UART 7816 Interrupt Status Register, offset: 0x1A */
mbed_official 146:f64d43ff0c18 12615 union { /* offset: 0x1B */
mbed_official 324:406fd2029f23 12616 __IO uint8_t WP7816T0; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
mbed_official 324:406fd2029f23 12617 __IO uint8_t WP7816T1; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
mbed_official 146:f64d43ff0c18 12618 };
mbed_official 146:f64d43ff0c18 12619 __IO uint8_t WN7816; /**< UART 7816 Wait N Register, offset: 0x1C */
mbed_official 146:f64d43ff0c18 12620 __IO uint8_t WF7816; /**< UART 7816 Wait FD Register, offset: 0x1D */
mbed_official 146:f64d43ff0c18 12621 __IO uint8_t ET7816; /**< UART 7816 Error Threshold Register, offset: 0x1E */
mbed_official 146:f64d43ff0c18 12622 __IO uint8_t TL7816; /**< UART 7816 Transmit Length Register, offset: 0x1F */
mbed_official 146:f64d43ff0c18 12623 } UART_Type, *UART_MemMapPtr;
mbed_official 146:f64d43ff0c18 12624
mbed_official 146:f64d43ff0c18 12625 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12626 -- UART - Register accessor macros
mbed_official 146:f64d43ff0c18 12627 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12628
mbed_official 146:f64d43ff0c18 12629 /*!
mbed_official 146:f64d43ff0c18 12630 * @addtogroup UART_Register_Accessor_Macros UART - Register accessor macros
mbed_official 146:f64d43ff0c18 12631 * @{
mbed_official 146:f64d43ff0c18 12632 */
mbed_official 146:f64d43ff0c18 12633
mbed_official 146:f64d43ff0c18 12634
mbed_official 146:f64d43ff0c18 12635 /* UART - Register accessors */
mbed_official 146:f64d43ff0c18 12636 #define UART_BDH_REG(base) ((base)->BDH)
mbed_official 146:f64d43ff0c18 12637 #define UART_BDL_REG(base) ((base)->BDL)
mbed_official 146:f64d43ff0c18 12638 #define UART_C1_REG(base) ((base)->C1)
mbed_official 146:f64d43ff0c18 12639 #define UART_C2_REG(base) ((base)->C2)
mbed_official 146:f64d43ff0c18 12640 #define UART_S1_REG(base) ((base)->S1)
mbed_official 146:f64d43ff0c18 12641 #define UART_S2_REG(base) ((base)->S2)
mbed_official 146:f64d43ff0c18 12642 #define UART_C3_REG(base) ((base)->C3)
mbed_official 146:f64d43ff0c18 12643 #define UART_D_REG(base) ((base)->D)
mbed_official 146:f64d43ff0c18 12644 #define UART_MA1_REG(base) ((base)->MA1)
mbed_official 146:f64d43ff0c18 12645 #define UART_MA2_REG(base) ((base)->MA2)
mbed_official 146:f64d43ff0c18 12646 #define UART_C4_REG(base) ((base)->C4)
mbed_official 146:f64d43ff0c18 12647 #define UART_C5_REG(base) ((base)->C5)
mbed_official 146:f64d43ff0c18 12648 #define UART_ED_REG(base) ((base)->ED)
mbed_official 146:f64d43ff0c18 12649 #define UART_MODEM_REG(base) ((base)->MODEM)
mbed_official 146:f64d43ff0c18 12650 #define UART_IR_REG(base) ((base)->IR)
mbed_official 146:f64d43ff0c18 12651 #define UART_PFIFO_REG(base) ((base)->PFIFO)
mbed_official 146:f64d43ff0c18 12652 #define UART_CFIFO_REG(base) ((base)->CFIFO)
mbed_official 146:f64d43ff0c18 12653 #define UART_SFIFO_REG(base) ((base)->SFIFO)
mbed_official 146:f64d43ff0c18 12654 #define UART_TWFIFO_REG(base) ((base)->TWFIFO)
mbed_official 146:f64d43ff0c18 12655 #define UART_TCFIFO_REG(base) ((base)->TCFIFO)
mbed_official 146:f64d43ff0c18 12656 #define UART_RWFIFO_REG(base) ((base)->RWFIFO)
mbed_official 146:f64d43ff0c18 12657 #define UART_RCFIFO_REG(base) ((base)->RCFIFO)
mbed_official 146:f64d43ff0c18 12658 #define UART_C7816_REG(base) ((base)->C7816)
mbed_official 146:f64d43ff0c18 12659 #define UART_IE7816_REG(base) ((base)->IE7816)
mbed_official 146:f64d43ff0c18 12660 #define UART_IS7816_REG(base) ((base)->IS7816)
mbed_official 324:406fd2029f23 12661 #define UART_WP7816T0_REG(base) ((base)->WP7816T0)
mbed_official 324:406fd2029f23 12662 #define UART_WP7816T1_REG(base) ((base)->WP7816T1)
mbed_official 146:f64d43ff0c18 12663 #define UART_WN7816_REG(base) ((base)->WN7816)
mbed_official 146:f64d43ff0c18 12664 #define UART_WF7816_REG(base) ((base)->WF7816)
mbed_official 146:f64d43ff0c18 12665 #define UART_ET7816_REG(base) ((base)->ET7816)
mbed_official 146:f64d43ff0c18 12666 #define UART_TL7816_REG(base) ((base)->TL7816)
mbed_official 146:f64d43ff0c18 12667
mbed_official 146:f64d43ff0c18 12668 /*!
mbed_official 146:f64d43ff0c18 12669 * @}
mbed_official 146:f64d43ff0c18 12670 */ /* end of group UART_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 12671
mbed_official 146:f64d43ff0c18 12672
mbed_official 146:f64d43ff0c18 12673 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 12674 -- UART Register Masks
mbed_official 146:f64d43ff0c18 12675 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 12676
mbed_official 146:f64d43ff0c18 12677 /*!
mbed_official 146:f64d43ff0c18 12678 * @addtogroup UART_Register_Masks UART Register Masks
mbed_official 146:f64d43ff0c18 12679 * @{
mbed_official 146:f64d43ff0c18 12680 */
mbed_official 146:f64d43ff0c18 12681
mbed_official 146:f64d43ff0c18 12682 /* BDH Bit Fields */
mbed_official 146:f64d43ff0c18 12683 #define UART_BDH_SBR_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 12684 #define UART_BDH_SBR_SHIFT 0
mbed_official 146:f64d43ff0c18 12685 #define UART_BDH_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDH_SBR_SHIFT))&UART_BDH_SBR_MASK)
mbed_official 146:f64d43ff0c18 12686 #define UART_BDH_SBNS_MASK 0x20u
mbed_official 146:f64d43ff0c18 12687 #define UART_BDH_SBNS_SHIFT 5
mbed_official 146:f64d43ff0c18 12688 #define UART_BDH_RXEDGIE_MASK 0x40u
mbed_official 146:f64d43ff0c18 12689 #define UART_BDH_RXEDGIE_SHIFT 6
mbed_official 146:f64d43ff0c18 12690 #define UART_BDH_LBKDIE_MASK 0x80u
mbed_official 146:f64d43ff0c18 12691 #define UART_BDH_LBKDIE_SHIFT 7
mbed_official 146:f64d43ff0c18 12692 /* BDL Bit Fields */
mbed_official 146:f64d43ff0c18 12693 #define UART_BDL_SBR_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12694 #define UART_BDL_SBR_SHIFT 0
mbed_official 146:f64d43ff0c18 12695 #define UART_BDL_SBR(x) (((uint8_t)(((uint8_t)(x))<<UART_BDL_SBR_SHIFT))&UART_BDL_SBR_MASK)
mbed_official 146:f64d43ff0c18 12696 /* C1 Bit Fields */
mbed_official 146:f64d43ff0c18 12697 #define UART_C1_PT_MASK 0x1u
mbed_official 146:f64d43ff0c18 12698 #define UART_C1_PT_SHIFT 0
mbed_official 146:f64d43ff0c18 12699 #define UART_C1_PE_MASK 0x2u
mbed_official 146:f64d43ff0c18 12700 #define UART_C1_PE_SHIFT 1
mbed_official 146:f64d43ff0c18 12701 #define UART_C1_ILT_MASK 0x4u
mbed_official 146:f64d43ff0c18 12702 #define UART_C1_ILT_SHIFT 2
mbed_official 146:f64d43ff0c18 12703 #define UART_C1_WAKE_MASK 0x8u
mbed_official 146:f64d43ff0c18 12704 #define UART_C1_WAKE_SHIFT 3
mbed_official 146:f64d43ff0c18 12705 #define UART_C1_M_MASK 0x10u
mbed_official 146:f64d43ff0c18 12706 #define UART_C1_M_SHIFT 4
mbed_official 146:f64d43ff0c18 12707 #define UART_C1_RSRC_MASK 0x20u
mbed_official 146:f64d43ff0c18 12708 #define UART_C1_RSRC_SHIFT 5
mbed_official 146:f64d43ff0c18 12709 #define UART_C1_UARTSWAI_MASK 0x40u
mbed_official 146:f64d43ff0c18 12710 #define UART_C1_UARTSWAI_SHIFT 6
mbed_official 146:f64d43ff0c18 12711 #define UART_C1_LOOPS_MASK 0x80u
mbed_official 146:f64d43ff0c18 12712 #define UART_C1_LOOPS_SHIFT 7
mbed_official 146:f64d43ff0c18 12713 /* C2 Bit Fields */
mbed_official 146:f64d43ff0c18 12714 #define UART_C2_SBK_MASK 0x1u
mbed_official 146:f64d43ff0c18 12715 #define UART_C2_SBK_SHIFT 0
mbed_official 146:f64d43ff0c18 12716 #define UART_C2_RWU_MASK 0x2u
mbed_official 146:f64d43ff0c18 12717 #define UART_C2_RWU_SHIFT 1
mbed_official 146:f64d43ff0c18 12718 #define UART_C2_RE_MASK 0x4u
mbed_official 146:f64d43ff0c18 12719 #define UART_C2_RE_SHIFT 2
mbed_official 146:f64d43ff0c18 12720 #define UART_C2_TE_MASK 0x8u
mbed_official 146:f64d43ff0c18 12721 #define UART_C2_TE_SHIFT 3
mbed_official 146:f64d43ff0c18 12722 #define UART_C2_ILIE_MASK 0x10u
mbed_official 146:f64d43ff0c18 12723 #define UART_C2_ILIE_SHIFT 4
mbed_official 146:f64d43ff0c18 12724 #define UART_C2_RIE_MASK 0x20u
mbed_official 146:f64d43ff0c18 12725 #define UART_C2_RIE_SHIFT 5
mbed_official 146:f64d43ff0c18 12726 #define UART_C2_TCIE_MASK 0x40u
mbed_official 146:f64d43ff0c18 12727 #define UART_C2_TCIE_SHIFT 6
mbed_official 146:f64d43ff0c18 12728 #define UART_C2_TIE_MASK 0x80u
mbed_official 146:f64d43ff0c18 12729 #define UART_C2_TIE_SHIFT 7
mbed_official 146:f64d43ff0c18 12730 /* S1 Bit Fields */
mbed_official 146:f64d43ff0c18 12731 #define UART_S1_PF_MASK 0x1u
mbed_official 146:f64d43ff0c18 12732 #define UART_S1_PF_SHIFT 0
mbed_official 146:f64d43ff0c18 12733 #define UART_S1_FE_MASK 0x2u
mbed_official 146:f64d43ff0c18 12734 #define UART_S1_FE_SHIFT 1
mbed_official 146:f64d43ff0c18 12735 #define UART_S1_NF_MASK 0x4u
mbed_official 146:f64d43ff0c18 12736 #define UART_S1_NF_SHIFT 2
mbed_official 146:f64d43ff0c18 12737 #define UART_S1_OR_MASK 0x8u
mbed_official 146:f64d43ff0c18 12738 #define UART_S1_OR_SHIFT 3
mbed_official 146:f64d43ff0c18 12739 #define UART_S1_IDLE_MASK 0x10u
mbed_official 146:f64d43ff0c18 12740 #define UART_S1_IDLE_SHIFT 4
mbed_official 146:f64d43ff0c18 12741 #define UART_S1_RDRF_MASK 0x20u
mbed_official 146:f64d43ff0c18 12742 #define UART_S1_RDRF_SHIFT 5
mbed_official 146:f64d43ff0c18 12743 #define UART_S1_TC_MASK 0x40u
mbed_official 146:f64d43ff0c18 12744 #define UART_S1_TC_SHIFT 6
mbed_official 146:f64d43ff0c18 12745 #define UART_S1_TDRE_MASK 0x80u
mbed_official 146:f64d43ff0c18 12746 #define UART_S1_TDRE_SHIFT 7
mbed_official 146:f64d43ff0c18 12747 /* S2 Bit Fields */
mbed_official 146:f64d43ff0c18 12748 #define UART_S2_RAF_MASK 0x1u
mbed_official 146:f64d43ff0c18 12749 #define UART_S2_RAF_SHIFT 0
mbed_official 146:f64d43ff0c18 12750 #define UART_S2_LBKDE_MASK 0x2u
mbed_official 146:f64d43ff0c18 12751 #define UART_S2_LBKDE_SHIFT 1
mbed_official 146:f64d43ff0c18 12752 #define UART_S2_BRK13_MASK 0x4u
mbed_official 146:f64d43ff0c18 12753 #define UART_S2_BRK13_SHIFT 2
mbed_official 146:f64d43ff0c18 12754 #define UART_S2_RWUID_MASK 0x8u
mbed_official 146:f64d43ff0c18 12755 #define UART_S2_RWUID_SHIFT 3
mbed_official 146:f64d43ff0c18 12756 #define UART_S2_RXINV_MASK 0x10u
mbed_official 146:f64d43ff0c18 12757 #define UART_S2_RXINV_SHIFT 4
mbed_official 146:f64d43ff0c18 12758 #define UART_S2_MSBF_MASK 0x20u
mbed_official 146:f64d43ff0c18 12759 #define UART_S2_MSBF_SHIFT 5
mbed_official 146:f64d43ff0c18 12760 #define UART_S2_RXEDGIF_MASK 0x40u
mbed_official 146:f64d43ff0c18 12761 #define UART_S2_RXEDGIF_SHIFT 6
mbed_official 146:f64d43ff0c18 12762 #define UART_S2_LBKDIF_MASK 0x80u
mbed_official 146:f64d43ff0c18 12763 #define UART_S2_LBKDIF_SHIFT 7
mbed_official 146:f64d43ff0c18 12764 /* C3 Bit Fields */
mbed_official 146:f64d43ff0c18 12765 #define UART_C3_PEIE_MASK 0x1u
mbed_official 146:f64d43ff0c18 12766 #define UART_C3_PEIE_SHIFT 0
mbed_official 146:f64d43ff0c18 12767 #define UART_C3_FEIE_MASK 0x2u
mbed_official 146:f64d43ff0c18 12768 #define UART_C3_FEIE_SHIFT 1
mbed_official 146:f64d43ff0c18 12769 #define UART_C3_NEIE_MASK 0x4u
mbed_official 146:f64d43ff0c18 12770 #define UART_C3_NEIE_SHIFT 2
mbed_official 146:f64d43ff0c18 12771 #define UART_C3_ORIE_MASK 0x8u
mbed_official 146:f64d43ff0c18 12772 #define UART_C3_ORIE_SHIFT 3
mbed_official 146:f64d43ff0c18 12773 #define UART_C3_TXINV_MASK 0x10u
mbed_official 146:f64d43ff0c18 12774 #define UART_C3_TXINV_SHIFT 4
mbed_official 146:f64d43ff0c18 12775 #define UART_C3_TXDIR_MASK 0x20u
mbed_official 146:f64d43ff0c18 12776 #define UART_C3_TXDIR_SHIFT 5
mbed_official 146:f64d43ff0c18 12777 #define UART_C3_T8_MASK 0x40u
mbed_official 146:f64d43ff0c18 12778 #define UART_C3_T8_SHIFT 6
mbed_official 146:f64d43ff0c18 12779 #define UART_C3_R8_MASK 0x80u
mbed_official 146:f64d43ff0c18 12780 #define UART_C3_R8_SHIFT 7
mbed_official 146:f64d43ff0c18 12781 /* D Bit Fields */
mbed_official 146:f64d43ff0c18 12782 #define UART_D_RT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12783 #define UART_D_RT_SHIFT 0
mbed_official 146:f64d43ff0c18 12784 #define UART_D_RT(x) (((uint8_t)(((uint8_t)(x))<<UART_D_RT_SHIFT))&UART_D_RT_MASK)
mbed_official 146:f64d43ff0c18 12785 /* MA1 Bit Fields */
mbed_official 146:f64d43ff0c18 12786 #define UART_MA1_MA_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12787 #define UART_MA1_MA_SHIFT 0
mbed_official 146:f64d43ff0c18 12788 #define UART_MA1_MA(x) (((uint8_t)(((uint8_t)(x))<<UART_MA1_MA_SHIFT))&UART_MA1_MA_MASK)
mbed_official 146:f64d43ff0c18 12789 /* MA2 Bit Fields */
mbed_official 146:f64d43ff0c18 12790 #define UART_MA2_MA_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12791 #define UART_MA2_MA_SHIFT 0
mbed_official 146:f64d43ff0c18 12792 #define UART_MA2_MA(x) (((uint8_t)(((uint8_t)(x))<<UART_MA2_MA_SHIFT))&UART_MA2_MA_MASK)
mbed_official 146:f64d43ff0c18 12793 /* C4 Bit Fields */
mbed_official 146:f64d43ff0c18 12794 #define UART_C4_BRFA_MASK 0x1Fu
mbed_official 146:f64d43ff0c18 12795 #define UART_C4_BRFA_SHIFT 0
mbed_official 146:f64d43ff0c18 12796 #define UART_C4_BRFA(x) (((uint8_t)(((uint8_t)(x))<<UART_C4_BRFA_SHIFT))&UART_C4_BRFA_MASK)
mbed_official 146:f64d43ff0c18 12797 #define UART_C4_M10_MASK 0x20u
mbed_official 146:f64d43ff0c18 12798 #define UART_C4_M10_SHIFT 5
mbed_official 146:f64d43ff0c18 12799 #define UART_C4_MAEN2_MASK 0x40u
mbed_official 146:f64d43ff0c18 12800 #define UART_C4_MAEN2_SHIFT 6
mbed_official 146:f64d43ff0c18 12801 #define UART_C4_MAEN1_MASK 0x80u
mbed_official 146:f64d43ff0c18 12802 #define UART_C4_MAEN1_SHIFT 7
mbed_official 146:f64d43ff0c18 12803 /* C5 Bit Fields */
mbed_official 146:f64d43ff0c18 12804 #define UART_C5_LBKDDMAS_MASK 0x8u
mbed_official 146:f64d43ff0c18 12805 #define UART_C5_LBKDDMAS_SHIFT 3
mbed_official 146:f64d43ff0c18 12806 #define UART_C5_ILDMAS_MASK 0x10u
mbed_official 146:f64d43ff0c18 12807 #define UART_C5_ILDMAS_SHIFT 4
mbed_official 146:f64d43ff0c18 12808 #define UART_C5_RDMAS_MASK 0x20u
mbed_official 146:f64d43ff0c18 12809 #define UART_C5_RDMAS_SHIFT 5
mbed_official 146:f64d43ff0c18 12810 #define UART_C5_TCDMAS_MASK 0x40u
mbed_official 146:f64d43ff0c18 12811 #define UART_C5_TCDMAS_SHIFT 6
mbed_official 146:f64d43ff0c18 12812 #define UART_C5_TDMAS_MASK 0x80u
mbed_official 146:f64d43ff0c18 12813 #define UART_C5_TDMAS_SHIFT 7
mbed_official 146:f64d43ff0c18 12814 /* ED Bit Fields */
mbed_official 146:f64d43ff0c18 12815 #define UART_ED_PARITYE_MASK 0x40u
mbed_official 146:f64d43ff0c18 12816 #define UART_ED_PARITYE_SHIFT 6
mbed_official 146:f64d43ff0c18 12817 #define UART_ED_NOISY_MASK 0x80u
mbed_official 146:f64d43ff0c18 12818 #define UART_ED_NOISY_SHIFT 7
mbed_official 146:f64d43ff0c18 12819 /* MODEM Bit Fields */
mbed_official 146:f64d43ff0c18 12820 #define UART_MODEM_TXCTSE_MASK 0x1u
mbed_official 146:f64d43ff0c18 12821 #define UART_MODEM_TXCTSE_SHIFT 0
mbed_official 146:f64d43ff0c18 12822 #define UART_MODEM_TXRTSE_MASK 0x2u
mbed_official 146:f64d43ff0c18 12823 #define UART_MODEM_TXRTSE_SHIFT 1
mbed_official 146:f64d43ff0c18 12824 #define UART_MODEM_TXRTSPOL_MASK 0x4u
mbed_official 146:f64d43ff0c18 12825 #define UART_MODEM_TXRTSPOL_SHIFT 2
mbed_official 146:f64d43ff0c18 12826 #define UART_MODEM_RXRTSE_MASK 0x8u
mbed_official 146:f64d43ff0c18 12827 #define UART_MODEM_RXRTSE_SHIFT 3
mbed_official 146:f64d43ff0c18 12828 /* IR Bit Fields */
mbed_official 146:f64d43ff0c18 12829 #define UART_IR_TNP_MASK 0x3u
mbed_official 146:f64d43ff0c18 12830 #define UART_IR_TNP_SHIFT 0
mbed_official 146:f64d43ff0c18 12831 #define UART_IR_TNP(x) (((uint8_t)(((uint8_t)(x))<<UART_IR_TNP_SHIFT))&UART_IR_TNP_MASK)
mbed_official 146:f64d43ff0c18 12832 #define UART_IR_IREN_MASK 0x4u
mbed_official 146:f64d43ff0c18 12833 #define UART_IR_IREN_SHIFT 2
mbed_official 146:f64d43ff0c18 12834 /* PFIFO Bit Fields */
mbed_official 146:f64d43ff0c18 12835 #define UART_PFIFO_RXFIFOSIZE_MASK 0x7u
mbed_official 146:f64d43ff0c18 12836 #define UART_PFIFO_RXFIFOSIZE_SHIFT 0
mbed_official 146:f64d43ff0c18 12837 #define UART_PFIFO_RXFIFOSIZE(x) (((uint8_t)(((uint8_t)(x))<<UART_PFIFO_RXFIFOSIZE_SHIFT))&UART_PFIFO_RXFIFOSIZE_MASK)
mbed_official 146:f64d43ff0c18 12838 #define UART_PFIFO_RXFE_MASK 0x8u
mbed_official 146:f64d43ff0c18 12839 #define UART_PFIFO_RXFE_SHIFT 3
mbed_official 146:f64d43ff0c18 12840 #define UART_PFIFO_TXFIFOSIZE_MASK 0x70u
mbed_official 146:f64d43ff0c18 12841 #define UART_PFIFO_TXFIFOSIZE_SHIFT 4
mbed_official 146:f64d43ff0c18 12842 #define UART_PFIFO_TXFIFOSIZE(x) (((uint8_t)(((uint8_t)(x))<<UART_PFIFO_TXFIFOSIZE_SHIFT))&UART_PFIFO_TXFIFOSIZE_MASK)
mbed_official 146:f64d43ff0c18 12843 #define UART_PFIFO_TXFE_MASK 0x80u
mbed_official 146:f64d43ff0c18 12844 #define UART_PFIFO_TXFE_SHIFT 7
mbed_official 146:f64d43ff0c18 12845 /* CFIFO Bit Fields */
mbed_official 146:f64d43ff0c18 12846 #define UART_CFIFO_RXUFE_MASK 0x1u
mbed_official 146:f64d43ff0c18 12847 #define UART_CFIFO_RXUFE_SHIFT 0
mbed_official 146:f64d43ff0c18 12848 #define UART_CFIFO_TXOFE_MASK 0x2u
mbed_official 146:f64d43ff0c18 12849 #define UART_CFIFO_TXOFE_SHIFT 1
mbed_official 146:f64d43ff0c18 12850 #define UART_CFIFO_RXOFE_MASK 0x4u
mbed_official 146:f64d43ff0c18 12851 #define UART_CFIFO_RXOFE_SHIFT 2
mbed_official 146:f64d43ff0c18 12852 #define UART_CFIFO_RXFLUSH_MASK 0x40u
mbed_official 146:f64d43ff0c18 12853 #define UART_CFIFO_RXFLUSH_SHIFT 6
mbed_official 146:f64d43ff0c18 12854 #define UART_CFIFO_TXFLUSH_MASK 0x80u
mbed_official 146:f64d43ff0c18 12855 #define UART_CFIFO_TXFLUSH_SHIFT 7
mbed_official 146:f64d43ff0c18 12856 /* SFIFO Bit Fields */
mbed_official 146:f64d43ff0c18 12857 #define UART_SFIFO_RXUF_MASK 0x1u
mbed_official 146:f64d43ff0c18 12858 #define UART_SFIFO_RXUF_SHIFT 0
mbed_official 146:f64d43ff0c18 12859 #define UART_SFIFO_TXOF_MASK 0x2u
mbed_official 146:f64d43ff0c18 12860 #define UART_SFIFO_TXOF_SHIFT 1
mbed_official 146:f64d43ff0c18 12861 #define UART_SFIFO_RXOF_MASK 0x4u
mbed_official 146:f64d43ff0c18 12862 #define UART_SFIFO_RXOF_SHIFT 2
mbed_official 146:f64d43ff0c18 12863 #define UART_SFIFO_RXEMPT_MASK 0x40u
mbed_official 146:f64d43ff0c18 12864 #define UART_SFIFO_RXEMPT_SHIFT 6
mbed_official 146:f64d43ff0c18 12865 #define UART_SFIFO_TXEMPT_MASK 0x80u
mbed_official 146:f64d43ff0c18 12866 #define UART_SFIFO_TXEMPT_SHIFT 7
mbed_official 146:f64d43ff0c18 12867 /* TWFIFO Bit Fields */
mbed_official 146:f64d43ff0c18 12868 #define UART_TWFIFO_TXWATER_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12869 #define UART_TWFIFO_TXWATER_SHIFT 0
mbed_official 146:f64d43ff0c18 12870 #define UART_TWFIFO_TXWATER(x) (((uint8_t)(((uint8_t)(x))<<UART_TWFIFO_TXWATER_SHIFT))&UART_TWFIFO_TXWATER_MASK)
mbed_official 146:f64d43ff0c18 12871 /* TCFIFO Bit Fields */
mbed_official 146:f64d43ff0c18 12872 #define UART_TCFIFO_TXCOUNT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12873 #define UART_TCFIFO_TXCOUNT_SHIFT 0
mbed_official 146:f64d43ff0c18 12874 #define UART_TCFIFO_TXCOUNT(x) (((uint8_t)(((uint8_t)(x))<<UART_TCFIFO_TXCOUNT_SHIFT))&UART_TCFIFO_TXCOUNT_MASK)
mbed_official 146:f64d43ff0c18 12875 /* RWFIFO Bit Fields */
mbed_official 146:f64d43ff0c18 12876 #define UART_RWFIFO_RXWATER_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12877 #define UART_RWFIFO_RXWATER_SHIFT 0
mbed_official 146:f64d43ff0c18 12878 #define UART_RWFIFO_RXWATER(x) (((uint8_t)(((uint8_t)(x))<<UART_RWFIFO_RXWATER_SHIFT))&UART_RWFIFO_RXWATER_MASK)
mbed_official 146:f64d43ff0c18 12879 /* RCFIFO Bit Fields */
mbed_official 146:f64d43ff0c18 12880 #define UART_RCFIFO_RXCOUNT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12881 #define UART_RCFIFO_RXCOUNT_SHIFT 0
mbed_official 146:f64d43ff0c18 12882 #define UART_RCFIFO_RXCOUNT(x) (((uint8_t)(((uint8_t)(x))<<UART_RCFIFO_RXCOUNT_SHIFT))&UART_RCFIFO_RXCOUNT_MASK)
mbed_official 146:f64d43ff0c18 12883 /* C7816 Bit Fields */
mbed_official 146:f64d43ff0c18 12884 #define UART_C7816_ISO_7816E_MASK 0x1u
mbed_official 146:f64d43ff0c18 12885 #define UART_C7816_ISO_7816E_SHIFT 0
mbed_official 146:f64d43ff0c18 12886 #define UART_C7816_TTYPE_MASK 0x2u
mbed_official 146:f64d43ff0c18 12887 #define UART_C7816_TTYPE_SHIFT 1
mbed_official 146:f64d43ff0c18 12888 #define UART_C7816_INIT_MASK 0x4u
mbed_official 146:f64d43ff0c18 12889 #define UART_C7816_INIT_SHIFT 2
mbed_official 146:f64d43ff0c18 12890 #define UART_C7816_ANACK_MASK 0x8u
mbed_official 146:f64d43ff0c18 12891 #define UART_C7816_ANACK_SHIFT 3
mbed_official 146:f64d43ff0c18 12892 #define UART_C7816_ONACK_MASK 0x10u
mbed_official 146:f64d43ff0c18 12893 #define UART_C7816_ONACK_SHIFT 4
mbed_official 146:f64d43ff0c18 12894 /* IE7816 Bit Fields */
mbed_official 146:f64d43ff0c18 12895 #define UART_IE7816_RXTE_MASK 0x1u
mbed_official 146:f64d43ff0c18 12896 #define UART_IE7816_RXTE_SHIFT 0
mbed_official 146:f64d43ff0c18 12897 #define UART_IE7816_TXTE_MASK 0x2u
mbed_official 146:f64d43ff0c18 12898 #define UART_IE7816_TXTE_SHIFT 1
mbed_official 146:f64d43ff0c18 12899 #define UART_IE7816_GTVE_MASK 0x4u
mbed_official 146:f64d43ff0c18 12900 #define UART_IE7816_GTVE_SHIFT 2
mbed_official 146:f64d43ff0c18 12901 #define UART_IE7816_INITDE_MASK 0x10u
mbed_official 146:f64d43ff0c18 12902 #define UART_IE7816_INITDE_SHIFT 4
mbed_official 146:f64d43ff0c18 12903 #define UART_IE7816_BWTE_MASK 0x20u
mbed_official 146:f64d43ff0c18 12904 #define UART_IE7816_BWTE_SHIFT 5
mbed_official 146:f64d43ff0c18 12905 #define UART_IE7816_CWTE_MASK 0x40u
mbed_official 146:f64d43ff0c18 12906 #define UART_IE7816_CWTE_SHIFT 6
mbed_official 146:f64d43ff0c18 12907 #define UART_IE7816_WTE_MASK 0x80u
mbed_official 146:f64d43ff0c18 12908 #define UART_IE7816_WTE_SHIFT 7
mbed_official 146:f64d43ff0c18 12909 /* IS7816 Bit Fields */
mbed_official 146:f64d43ff0c18 12910 #define UART_IS7816_RXT_MASK 0x1u
mbed_official 146:f64d43ff0c18 12911 #define UART_IS7816_RXT_SHIFT 0
mbed_official 146:f64d43ff0c18 12912 #define UART_IS7816_TXT_MASK 0x2u
mbed_official 146:f64d43ff0c18 12913 #define UART_IS7816_TXT_SHIFT 1
mbed_official 146:f64d43ff0c18 12914 #define UART_IS7816_GTV_MASK 0x4u
mbed_official 146:f64d43ff0c18 12915 #define UART_IS7816_GTV_SHIFT 2
mbed_official 146:f64d43ff0c18 12916 #define UART_IS7816_INITD_MASK 0x10u
mbed_official 146:f64d43ff0c18 12917 #define UART_IS7816_INITD_SHIFT 4
mbed_official 146:f64d43ff0c18 12918 #define UART_IS7816_BWT_MASK 0x20u
mbed_official 146:f64d43ff0c18 12919 #define UART_IS7816_BWT_SHIFT 5
mbed_official 146:f64d43ff0c18 12920 #define UART_IS7816_CWT_MASK 0x40u
mbed_official 146:f64d43ff0c18 12921 #define UART_IS7816_CWT_SHIFT 6
mbed_official 146:f64d43ff0c18 12922 #define UART_IS7816_WT_MASK 0x80u
mbed_official 146:f64d43ff0c18 12923 #define UART_IS7816_WT_SHIFT 7
mbed_official 324:406fd2029f23 12924 /* WP7816T0 Bit Fields */
mbed_official 324:406fd2029f23 12925 #define UART_WP7816T0_WI_MASK 0xFFu
mbed_official 324:406fd2029f23 12926 #define UART_WP7816T0_WI_SHIFT 0
mbed_official 324:406fd2029f23 12927 #define UART_WP7816T0_WI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816T0_WI_SHIFT))&UART_WP7816T0_WI_MASK)
mbed_official 324:406fd2029f23 12928 /* WP7816T1 Bit Fields */
mbed_official 324:406fd2029f23 12929 #define UART_WP7816T1_BWI_MASK 0xFu
mbed_official 324:406fd2029f23 12930 #define UART_WP7816T1_BWI_SHIFT 0
mbed_official 324:406fd2029f23 12931 #define UART_WP7816T1_BWI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816T1_BWI_SHIFT))&UART_WP7816T1_BWI_MASK)
mbed_official 324:406fd2029f23 12932 #define UART_WP7816T1_CWI_MASK 0xF0u
mbed_official 324:406fd2029f23 12933 #define UART_WP7816T1_CWI_SHIFT 4
mbed_official 324:406fd2029f23 12934 #define UART_WP7816T1_CWI(x) (((uint8_t)(((uint8_t)(x))<<UART_WP7816T1_CWI_SHIFT))&UART_WP7816T1_CWI_MASK)
mbed_official 146:f64d43ff0c18 12935 /* WN7816 Bit Fields */
mbed_official 146:f64d43ff0c18 12936 #define UART_WN7816_GTN_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12937 #define UART_WN7816_GTN_SHIFT 0
mbed_official 146:f64d43ff0c18 12938 #define UART_WN7816_GTN(x) (((uint8_t)(((uint8_t)(x))<<UART_WN7816_GTN_SHIFT))&UART_WN7816_GTN_MASK)
mbed_official 146:f64d43ff0c18 12939 /* WF7816 Bit Fields */
mbed_official 146:f64d43ff0c18 12940 #define UART_WF7816_GTFD_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12941 #define UART_WF7816_GTFD_SHIFT 0
mbed_official 146:f64d43ff0c18 12942 #define UART_WF7816_GTFD(x) (((uint8_t)(((uint8_t)(x))<<UART_WF7816_GTFD_SHIFT))&UART_WF7816_GTFD_MASK)
mbed_official 146:f64d43ff0c18 12943 /* ET7816 Bit Fields */
mbed_official 146:f64d43ff0c18 12944 #define UART_ET7816_RXTHRESHOLD_MASK 0xFu
mbed_official 146:f64d43ff0c18 12945 #define UART_ET7816_RXTHRESHOLD_SHIFT 0
mbed_official 146:f64d43ff0c18 12946 #define UART_ET7816_RXTHRESHOLD(x) (((uint8_t)(((uint8_t)(x))<<UART_ET7816_RXTHRESHOLD_SHIFT))&UART_ET7816_RXTHRESHOLD_MASK)
mbed_official 146:f64d43ff0c18 12947 #define UART_ET7816_TXTHRESHOLD_MASK 0xF0u
mbed_official 146:f64d43ff0c18 12948 #define UART_ET7816_TXTHRESHOLD_SHIFT 4
mbed_official 146:f64d43ff0c18 12949 #define UART_ET7816_TXTHRESHOLD(x) (((uint8_t)(((uint8_t)(x))<<UART_ET7816_TXTHRESHOLD_SHIFT))&UART_ET7816_TXTHRESHOLD_MASK)
mbed_official 146:f64d43ff0c18 12950 /* TL7816 Bit Fields */
mbed_official 146:f64d43ff0c18 12951 #define UART_TL7816_TLEN_MASK 0xFFu
mbed_official 146:f64d43ff0c18 12952 #define UART_TL7816_TLEN_SHIFT 0
mbed_official 146:f64d43ff0c18 12953 #define UART_TL7816_TLEN(x) (((uint8_t)(((uint8_t)(x))<<UART_TL7816_TLEN_SHIFT))&UART_TL7816_TLEN_MASK)
mbed_official 146:f64d43ff0c18 12954
mbed_official 146:f64d43ff0c18 12955 /*!
mbed_official 146:f64d43ff0c18 12956 * @}
mbed_official 146:f64d43ff0c18 12957 */ /* end of group UART_Register_Masks */
mbed_official 146:f64d43ff0c18 12958
mbed_official 146:f64d43ff0c18 12959
mbed_official 146:f64d43ff0c18 12960 /* UART - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 12961 /** Peripheral UART0 base address */
mbed_official 146:f64d43ff0c18 12962 #define UART0_BASE (0x4006A000u)
mbed_official 146:f64d43ff0c18 12963 /** Peripheral UART0 base pointer */
mbed_official 146:f64d43ff0c18 12964 #define UART0 ((UART_Type *)UART0_BASE)
mbed_official 146:f64d43ff0c18 12965 #define UART0_BASE_PTR (UART0)
mbed_official 146:f64d43ff0c18 12966 /** Peripheral UART1 base address */
mbed_official 146:f64d43ff0c18 12967 #define UART1_BASE (0x4006B000u)
mbed_official 146:f64d43ff0c18 12968 /** Peripheral UART1 base pointer */
mbed_official 146:f64d43ff0c18 12969 #define UART1 ((UART_Type *)UART1_BASE)
mbed_official 146:f64d43ff0c18 12970 #define UART1_BASE_PTR (UART1)
mbed_official 146:f64d43ff0c18 12971 /** Peripheral UART2 base address */
mbed_official 146:f64d43ff0c18 12972 #define UART2_BASE (0x4006C000u)
mbed_official 146:f64d43ff0c18 12973 /** Peripheral UART2 base pointer */
mbed_official 146:f64d43ff0c18 12974 #define UART2 ((UART_Type *)UART2_BASE)
mbed_official 146:f64d43ff0c18 12975 #define UART2_BASE_PTR (UART2)
mbed_official 146:f64d43ff0c18 12976 /** Peripheral UART3 base address */
mbed_official 146:f64d43ff0c18 12977 #define UART3_BASE (0x4006D000u)
mbed_official 146:f64d43ff0c18 12978 /** Peripheral UART3 base pointer */
mbed_official 146:f64d43ff0c18 12979 #define UART3 ((UART_Type *)UART3_BASE)
mbed_official 146:f64d43ff0c18 12980 #define UART3_BASE_PTR (UART3)
mbed_official 146:f64d43ff0c18 12981 /** Peripheral UART4 base address */
mbed_official 146:f64d43ff0c18 12982 #define UART4_BASE (0x400EA000u)
mbed_official 146:f64d43ff0c18 12983 /** Peripheral UART4 base pointer */
mbed_official 146:f64d43ff0c18 12984 #define UART4 ((UART_Type *)UART4_BASE)
mbed_official 146:f64d43ff0c18 12985 #define UART4_BASE_PTR (UART4)
mbed_official 146:f64d43ff0c18 12986 /** Peripheral UART5 base address */
mbed_official 146:f64d43ff0c18 12987 #define UART5_BASE (0x400EB000u)
mbed_official 146:f64d43ff0c18 12988 /** Peripheral UART5 base pointer */
mbed_official 146:f64d43ff0c18 12989 #define UART5 ((UART_Type *)UART5_BASE)
mbed_official 146:f64d43ff0c18 12990 #define UART5_BASE_PTR (UART5)
mbed_official 324:406fd2029f23 12991 /** Array initializer of UART peripheral base addresses */
mbed_official 324:406fd2029f23 12992 #define UART_BASE_ADDRS { UART0_BASE, UART1_BASE, UART2_BASE, UART3_BASE, UART4_BASE, UART5_BASE }
mbed_official 146:f64d43ff0c18 12993 /** Array initializer of UART peripheral base pointers */
mbed_official 324:406fd2029f23 12994 #define UART_BASE_PTRS { UART0, UART1, UART2, UART3, UART4, UART5 }
mbed_official 324:406fd2029f23 12995 /** Interrupt vectors for the UART peripheral type */
mbed_official 324:406fd2029f23 12996 #define UART_RX_TX_IRQS { UART0_RX_TX_IRQn, UART1_RX_TX_IRQn, UART2_RX_TX_IRQn, UART3_RX_TX_IRQn, UART4_RX_TX_IRQn, UART5_RX_TX_IRQn }
mbed_official 324:406fd2029f23 12997 #define UART_ERR_IRQS { UART0_ERR_IRQn, UART1_ERR_IRQn, UART2_ERR_IRQn, UART3_ERR_IRQn, UART4_ERR_IRQn, UART5_ERR_IRQn }
mbed_official 324:406fd2029f23 12998 #define UART_LON_IRQS { UART0_LON_IRQn, 0, 0, 0, 0, 0 }
mbed_official 146:f64d43ff0c18 12999
mbed_official 146:f64d43ff0c18 13000 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13001 -- UART - Register accessor macros
mbed_official 146:f64d43ff0c18 13002 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13003
mbed_official 146:f64d43ff0c18 13004 /*!
mbed_official 146:f64d43ff0c18 13005 * @addtogroup UART_Register_Accessor_Macros UART - Register accessor macros
mbed_official 146:f64d43ff0c18 13006 * @{
mbed_official 146:f64d43ff0c18 13007 */
mbed_official 146:f64d43ff0c18 13008
mbed_official 146:f64d43ff0c18 13009
mbed_official 146:f64d43ff0c18 13010 /* UART - Register instance definitions */
mbed_official 146:f64d43ff0c18 13011 /* UART0 */
mbed_official 146:f64d43ff0c18 13012 #define UART0_BDH UART_BDH_REG(UART0)
mbed_official 146:f64d43ff0c18 13013 #define UART0_BDL UART_BDL_REG(UART0)
mbed_official 146:f64d43ff0c18 13014 #define UART0_C1 UART_C1_REG(UART0)
mbed_official 146:f64d43ff0c18 13015 #define UART0_C2 UART_C2_REG(UART0)
mbed_official 146:f64d43ff0c18 13016 #define UART0_S1 UART_S1_REG(UART0)
mbed_official 146:f64d43ff0c18 13017 #define UART0_S2 UART_S2_REG(UART0)
mbed_official 146:f64d43ff0c18 13018 #define UART0_C3 UART_C3_REG(UART0)
mbed_official 146:f64d43ff0c18 13019 #define UART0_D UART_D_REG(UART0)
mbed_official 146:f64d43ff0c18 13020 #define UART0_MA1 UART_MA1_REG(UART0)
mbed_official 146:f64d43ff0c18 13021 #define UART0_MA2 UART_MA2_REG(UART0)
mbed_official 146:f64d43ff0c18 13022 #define UART0_C4 UART_C4_REG(UART0)
mbed_official 146:f64d43ff0c18 13023 #define UART0_C5 UART_C5_REG(UART0)
mbed_official 146:f64d43ff0c18 13024 #define UART0_ED UART_ED_REG(UART0)
mbed_official 146:f64d43ff0c18 13025 #define UART0_MODEM UART_MODEM_REG(UART0)
mbed_official 146:f64d43ff0c18 13026 #define UART0_IR UART_IR_REG(UART0)
mbed_official 146:f64d43ff0c18 13027 #define UART0_PFIFO UART_PFIFO_REG(UART0)
mbed_official 146:f64d43ff0c18 13028 #define UART0_CFIFO UART_CFIFO_REG(UART0)
mbed_official 146:f64d43ff0c18 13029 #define UART0_SFIFO UART_SFIFO_REG(UART0)
mbed_official 146:f64d43ff0c18 13030 #define UART0_TWFIFO UART_TWFIFO_REG(UART0)
mbed_official 146:f64d43ff0c18 13031 #define UART0_TCFIFO UART_TCFIFO_REG(UART0)
mbed_official 146:f64d43ff0c18 13032 #define UART0_RWFIFO UART_RWFIFO_REG(UART0)
mbed_official 146:f64d43ff0c18 13033 #define UART0_RCFIFO UART_RCFIFO_REG(UART0)
mbed_official 146:f64d43ff0c18 13034 #define UART0_C7816 UART_C7816_REG(UART0)
mbed_official 146:f64d43ff0c18 13035 #define UART0_IE7816 UART_IE7816_REG(UART0)
mbed_official 146:f64d43ff0c18 13036 #define UART0_IS7816 UART_IS7816_REG(UART0)
mbed_official 324:406fd2029f23 13037 #define UART0_WP7816T0 UART_WP7816T0_REG(UART0)
mbed_official 324:406fd2029f23 13038 #define UART0_WP7816T1 UART_WP7816T1_REG(UART0)
mbed_official 146:f64d43ff0c18 13039 #define UART0_WN7816 UART_WN7816_REG(UART0)
mbed_official 146:f64d43ff0c18 13040 #define UART0_WF7816 UART_WF7816_REG(UART0)
mbed_official 146:f64d43ff0c18 13041 #define UART0_ET7816 UART_ET7816_REG(UART0)
mbed_official 146:f64d43ff0c18 13042 #define UART0_TL7816 UART_TL7816_REG(UART0)
mbed_official 146:f64d43ff0c18 13043 /* UART1 */
mbed_official 146:f64d43ff0c18 13044 #define UART1_BDH UART_BDH_REG(UART1)
mbed_official 146:f64d43ff0c18 13045 #define UART1_BDL UART_BDL_REG(UART1)
mbed_official 146:f64d43ff0c18 13046 #define UART1_C1 UART_C1_REG(UART1)
mbed_official 146:f64d43ff0c18 13047 #define UART1_C2 UART_C2_REG(UART1)
mbed_official 146:f64d43ff0c18 13048 #define UART1_S1 UART_S1_REG(UART1)
mbed_official 146:f64d43ff0c18 13049 #define UART1_S2 UART_S2_REG(UART1)
mbed_official 146:f64d43ff0c18 13050 #define UART1_C3 UART_C3_REG(UART1)
mbed_official 146:f64d43ff0c18 13051 #define UART1_D UART_D_REG(UART1)
mbed_official 146:f64d43ff0c18 13052 #define UART1_MA1 UART_MA1_REG(UART1)
mbed_official 146:f64d43ff0c18 13053 #define UART1_MA2 UART_MA2_REG(UART1)
mbed_official 146:f64d43ff0c18 13054 #define UART1_C4 UART_C4_REG(UART1)
mbed_official 146:f64d43ff0c18 13055 #define UART1_C5 UART_C5_REG(UART1)
mbed_official 146:f64d43ff0c18 13056 #define UART1_ED UART_ED_REG(UART1)
mbed_official 146:f64d43ff0c18 13057 #define UART1_MODEM UART_MODEM_REG(UART1)
mbed_official 146:f64d43ff0c18 13058 #define UART1_IR UART_IR_REG(UART1)
mbed_official 146:f64d43ff0c18 13059 #define UART1_PFIFO UART_PFIFO_REG(UART1)
mbed_official 146:f64d43ff0c18 13060 #define UART1_CFIFO UART_CFIFO_REG(UART1)
mbed_official 146:f64d43ff0c18 13061 #define UART1_SFIFO UART_SFIFO_REG(UART1)
mbed_official 146:f64d43ff0c18 13062 #define UART1_TWFIFO UART_TWFIFO_REG(UART1)
mbed_official 146:f64d43ff0c18 13063 #define UART1_TCFIFO UART_TCFIFO_REG(UART1)
mbed_official 146:f64d43ff0c18 13064 #define UART1_RWFIFO UART_RWFIFO_REG(UART1)
mbed_official 146:f64d43ff0c18 13065 #define UART1_RCFIFO UART_RCFIFO_REG(UART1)
mbed_official 146:f64d43ff0c18 13066 /* UART2 */
mbed_official 146:f64d43ff0c18 13067 #define UART2_BDH UART_BDH_REG(UART2)
mbed_official 146:f64d43ff0c18 13068 #define UART2_BDL UART_BDL_REG(UART2)
mbed_official 146:f64d43ff0c18 13069 #define UART2_C1 UART_C1_REG(UART2)
mbed_official 146:f64d43ff0c18 13070 #define UART2_C2 UART_C2_REG(UART2)
mbed_official 146:f64d43ff0c18 13071 #define UART2_S1 UART_S1_REG(UART2)
mbed_official 146:f64d43ff0c18 13072 #define UART2_S2 UART_S2_REG(UART2)
mbed_official 146:f64d43ff0c18 13073 #define UART2_C3 UART_C3_REG(UART2)
mbed_official 146:f64d43ff0c18 13074 #define UART2_D UART_D_REG(UART2)
mbed_official 146:f64d43ff0c18 13075 #define UART2_MA1 UART_MA1_REG(UART2)
mbed_official 146:f64d43ff0c18 13076 #define UART2_MA2 UART_MA2_REG(UART2)
mbed_official 146:f64d43ff0c18 13077 #define UART2_C4 UART_C4_REG(UART2)
mbed_official 146:f64d43ff0c18 13078 #define UART2_C5 UART_C5_REG(UART2)
mbed_official 146:f64d43ff0c18 13079 #define UART2_ED UART_ED_REG(UART2)
mbed_official 146:f64d43ff0c18 13080 #define UART2_MODEM UART_MODEM_REG(UART2)
mbed_official 146:f64d43ff0c18 13081 #define UART2_IR UART_IR_REG(UART2)
mbed_official 146:f64d43ff0c18 13082 #define UART2_PFIFO UART_PFIFO_REG(UART2)
mbed_official 146:f64d43ff0c18 13083 #define UART2_CFIFO UART_CFIFO_REG(UART2)
mbed_official 146:f64d43ff0c18 13084 #define UART2_SFIFO UART_SFIFO_REG(UART2)
mbed_official 146:f64d43ff0c18 13085 #define UART2_TWFIFO UART_TWFIFO_REG(UART2)
mbed_official 146:f64d43ff0c18 13086 #define UART2_TCFIFO UART_TCFIFO_REG(UART2)
mbed_official 146:f64d43ff0c18 13087 #define UART2_RWFIFO UART_RWFIFO_REG(UART2)
mbed_official 146:f64d43ff0c18 13088 #define UART2_RCFIFO UART_RCFIFO_REG(UART2)
mbed_official 146:f64d43ff0c18 13089 /* UART3 */
mbed_official 146:f64d43ff0c18 13090 #define UART3_BDH UART_BDH_REG(UART3)
mbed_official 146:f64d43ff0c18 13091 #define UART3_BDL UART_BDL_REG(UART3)
mbed_official 146:f64d43ff0c18 13092 #define UART3_C1 UART_C1_REG(UART3)
mbed_official 146:f64d43ff0c18 13093 #define UART3_C2 UART_C2_REG(UART3)
mbed_official 146:f64d43ff0c18 13094 #define UART3_S1 UART_S1_REG(UART3)
mbed_official 146:f64d43ff0c18 13095 #define UART3_S2 UART_S2_REG(UART3)
mbed_official 146:f64d43ff0c18 13096 #define UART3_C3 UART_C3_REG(UART3)
mbed_official 146:f64d43ff0c18 13097 #define UART3_D UART_D_REG(UART3)
mbed_official 146:f64d43ff0c18 13098 #define UART3_MA1 UART_MA1_REG(UART3)
mbed_official 146:f64d43ff0c18 13099 #define UART3_MA2 UART_MA2_REG(UART3)
mbed_official 146:f64d43ff0c18 13100 #define UART3_C4 UART_C4_REG(UART3)
mbed_official 146:f64d43ff0c18 13101 #define UART3_C5 UART_C5_REG(UART3)
mbed_official 146:f64d43ff0c18 13102 #define UART3_ED UART_ED_REG(UART3)
mbed_official 146:f64d43ff0c18 13103 #define UART3_MODEM UART_MODEM_REG(UART3)
mbed_official 146:f64d43ff0c18 13104 #define UART3_IR UART_IR_REG(UART3)
mbed_official 146:f64d43ff0c18 13105 #define UART3_PFIFO UART_PFIFO_REG(UART3)
mbed_official 146:f64d43ff0c18 13106 #define UART3_CFIFO UART_CFIFO_REG(UART3)
mbed_official 146:f64d43ff0c18 13107 #define UART3_SFIFO UART_SFIFO_REG(UART3)
mbed_official 146:f64d43ff0c18 13108 #define UART3_TWFIFO UART_TWFIFO_REG(UART3)
mbed_official 146:f64d43ff0c18 13109 #define UART3_TCFIFO UART_TCFIFO_REG(UART3)
mbed_official 146:f64d43ff0c18 13110 #define UART3_RWFIFO UART_RWFIFO_REG(UART3)
mbed_official 146:f64d43ff0c18 13111 #define UART3_RCFIFO UART_RCFIFO_REG(UART3)
mbed_official 146:f64d43ff0c18 13112 /* UART4 */
mbed_official 146:f64d43ff0c18 13113 #define UART4_BDH UART_BDH_REG(UART4)
mbed_official 146:f64d43ff0c18 13114 #define UART4_BDL UART_BDL_REG(UART4)
mbed_official 146:f64d43ff0c18 13115 #define UART4_C1 UART_C1_REG(UART4)
mbed_official 146:f64d43ff0c18 13116 #define UART4_C2 UART_C2_REG(UART4)
mbed_official 146:f64d43ff0c18 13117 #define UART4_S1 UART_S1_REG(UART4)
mbed_official 146:f64d43ff0c18 13118 #define UART4_S2 UART_S2_REG(UART4)
mbed_official 146:f64d43ff0c18 13119 #define UART4_C3 UART_C3_REG(UART4)
mbed_official 146:f64d43ff0c18 13120 #define UART4_D UART_D_REG(UART4)
mbed_official 146:f64d43ff0c18 13121 #define UART4_MA1 UART_MA1_REG(UART4)
mbed_official 146:f64d43ff0c18 13122 #define UART4_MA2 UART_MA2_REG(UART4)
mbed_official 146:f64d43ff0c18 13123 #define UART4_C4 UART_C4_REG(UART4)
mbed_official 146:f64d43ff0c18 13124 #define UART4_C5 UART_C5_REG(UART4)
mbed_official 146:f64d43ff0c18 13125 #define UART4_ED UART_ED_REG(UART4)
mbed_official 146:f64d43ff0c18 13126 #define UART4_MODEM UART_MODEM_REG(UART4)
mbed_official 146:f64d43ff0c18 13127 #define UART4_IR UART_IR_REG(UART4)
mbed_official 146:f64d43ff0c18 13128 #define UART4_PFIFO UART_PFIFO_REG(UART4)
mbed_official 146:f64d43ff0c18 13129 #define UART4_CFIFO UART_CFIFO_REG(UART4)
mbed_official 146:f64d43ff0c18 13130 #define UART4_SFIFO UART_SFIFO_REG(UART4)
mbed_official 146:f64d43ff0c18 13131 #define UART4_TWFIFO UART_TWFIFO_REG(UART4)
mbed_official 146:f64d43ff0c18 13132 #define UART4_TCFIFO UART_TCFIFO_REG(UART4)
mbed_official 146:f64d43ff0c18 13133 #define UART4_RWFIFO UART_RWFIFO_REG(UART4)
mbed_official 146:f64d43ff0c18 13134 #define UART4_RCFIFO UART_RCFIFO_REG(UART4)
mbed_official 146:f64d43ff0c18 13135 /* UART5 */
mbed_official 146:f64d43ff0c18 13136 #define UART5_BDH UART_BDH_REG(UART5)
mbed_official 146:f64d43ff0c18 13137 #define UART5_BDL UART_BDL_REG(UART5)
mbed_official 146:f64d43ff0c18 13138 #define UART5_C1 UART_C1_REG(UART5)
mbed_official 146:f64d43ff0c18 13139 #define UART5_C2 UART_C2_REG(UART5)
mbed_official 146:f64d43ff0c18 13140 #define UART5_S1 UART_S1_REG(UART5)
mbed_official 146:f64d43ff0c18 13141 #define UART5_S2 UART_S2_REG(UART5)
mbed_official 146:f64d43ff0c18 13142 #define UART5_C3 UART_C3_REG(UART5)
mbed_official 146:f64d43ff0c18 13143 #define UART5_D UART_D_REG(UART5)
mbed_official 146:f64d43ff0c18 13144 #define UART5_MA1 UART_MA1_REG(UART5)
mbed_official 146:f64d43ff0c18 13145 #define UART5_MA2 UART_MA2_REG(UART5)
mbed_official 146:f64d43ff0c18 13146 #define UART5_C4 UART_C4_REG(UART5)
mbed_official 146:f64d43ff0c18 13147 #define UART5_C5 UART_C5_REG(UART5)
mbed_official 146:f64d43ff0c18 13148 #define UART5_ED UART_ED_REG(UART5)
mbed_official 146:f64d43ff0c18 13149 #define UART5_MODEM UART_MODEM_REG(UART5)
mbed_official 146:f64d43ff0c18 13150 #define UART5_IR UART_IR_REG(UART5)
mbed_official 146:f64d43ff0c18 13151 #define UART5_PFIFO UART_PFIFO_REG(UART5)
mbed_official 146:f64d43ff0c18 13152 #define UART5_CFIFO UART_CFIFO_REG(UART5)
mbed_official 146:f64d43ff0c18 13153 #define UART5_SFIFO UART_SFIFO_REG(UART5)
mbed_official 146:f64d43ff0c18 13154 #define UART5_TWFIFO UART_TWFIFO_REG(UART5)
mbed_official 146:f64d43ff0c18 13155 #define UART5_TCFIFO UART_TCFIFO_REG(UART5)
mbed_official 146:f64d43ff0c18 13156 #define UART5_RWFIFO UART_RWFIFO_REG(UART5)
mbed_official 146:f64d43ff0c18 13157 #define UART5_RCFIFO UART_RCFIFO_REG(UART5)
mbed_official 146:f64d43ff0c18 13158
mbed_official 146:f64d43ff0c18 13159 /*!
mbed_official 146:f64d43ff0c18 13160 * @}
mbed_official 146:f64d43ff0c18 13161 */ /* end of group UART_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 13162
mbed_official 146:f64d43ff0c18 13163
mbed_official 146:f64d43ff0c18 13164 /*!
mbed_official 146:f64d43ff0c18 13165 * @}
mbed_official 146:f64d43ff0c18 13166 */ /* end of group UART_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 13167
mbed_official 146:f64d43ff0c18 13168
mbed_official 146:f64d43ff0c18 13169 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13170 -- USB Peripheral Access Layer
mbed_official 146:f64d43ff0c18 13171 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13172
mbed_official 146:f64d43ff0c18 13173 /*!
mbed_official 146:f64d43ff0c18 13174 * @addtogroup USB_Peripheral_Access_Layer USB Peripheral Access Layer
mbed_official 146:f64d43ff0c18 13175 * @{
mbed_official 146:f64d43ff0c18 13176 */
mbed_official 146:f64d43ff0c18 13177
mbed_official 146:f64d43ff0c18 13178 /** USB - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 13179 typedef struct {
mbed_official 146:f64d43ff0c18 13180 __I uint8_t PERID; /**< Peripheral ID register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 13181 uint8_t RESERVED_0[3];
mbed_official 146:f64d43ff0c18 13182 __I uint8_t IDCOMP; /**< Peripheral ID Complement register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 13183 uint8_t RESERVED_1[3];
mbed_official 146:f64d43ff0c18 13184 __I uint8_t REV; /**< Peripheral Revision register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 13185 uint8_t RESERVED_2[3];
mbed_official 146:f64d43ff0c18 13186 __I uint8_t ADDINFO; /**< Peripheral Additional Info register, offset: 0xC */
mbed_official 146:f64d43ff0c18 13187 uint8_t RESERVED_3[3];
mbed_official 146:f64d43ff0c18 13188 __IO uint8_t OTGISTAT; /**< OTG Interrupt Status register, offset: 0x10 */
mbed_official 146:f64d43ff0c18 13189 uint8_t RESERVED_4[3];
mbed_official 146:f64d43ff0c18 13190 __IO uint8_t OTGICR; /**< OTG Interrupt Control register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 13191 uint8_t RESERVED_5[3];
mbed_official 146:f64d43ff0c18 13192 __IO uint8_t OTGSTAT; /**< OTG Status register, offset: 0x18 */
mbed_official 146:f64d43ff0c18 13193 uint8_t RESERVED_6[3];
mbed_official 146:f64d43ff0c18 13194 __IO uint8_t OTGCTL; /**< OTG Control register, offset: 0x1C */
mbed_official 146:f64d43ff0c18 13195 uint8_t RESERVED_7[99];
mbed_official 146:f64d43ff0c18 13196 __IO uint8_t ISTAT; /**< Interrupt Status register, offset: 0x80 */
mbed_official 146:f64d43ff0c18 13197 uint8_t RESERVED_8[3];
mbed_official 146:f64d43ff0c18 13198 __IO uint8_t INTEN; /**< Interrupt Enable register, offset: 0x84 */
mbed_official 146:f64d43ff0c18 13199 uint8_t RESERVED_9[3];
mbed_official 146:f64d43ff0c18 13200 __IO uint8_t ERRSTAT; /**< Error Interrupt Status register, offset: 0x88 */
mbed_official 146:f64d43ff0c18 13201 uint8_t RESERVED_10[3];
mbed_official 146:f64d43ff0c18 13202 __IO uint8_t ERREN; /**< Error Interrupt Enable register, offset: 0x8C */
mbed_official 146:f64d43ff0c18 13203 uint8_t RESERVED_11[3];
mbed_official 146:f64d43ff0c18 13204 __I uint8_t STAT; /**< Status register, offset: 0x90 */
mbed_official 146:f64d43ff0c18 13205 uint8_t RESERVED_12[3];
mbed_official 146:f64d43ff0c18 13206 __IO uint8_t CTL; /**< Control register, offset: 0x94 */
mbed_official 146:f64d43ff0c18 13207 uint8_t RESERVED_13[3];
mbed_official 146:f64d43ff0c18 13208 __IO uint8_t ADDR; /**< Address register, offset: 0x98 */
mbed_official 146:f64d43ff0c18 13209 uint8_t RESERVED_14[3];
mbed_official 146:f64d43ff0c18 13210 __IO uint8_t BDTPAGE1; /**< BDT Page register 1, offset: 0x9C */
mbed_official 146:f64d43ff0c18 13211 uint8_t RESERVED_15[3];
mbed_official 146:f64d43ff0c18 13212 __IO uint8_t FRMNUML; /**< Frame Number register Low, offset: 0xA0 */
mbed_official 146:f64d43ff0c18 13213 uint8_t RESERVED_16[3];
mbed_official 146:f64d43ff0c18 13214 __IO uint8_t FRMNUMH; /**< Frame Number register High, offset: 0xA4 */
mbed_official 146:f64d43ff0c18 13215 uint8_t RESERVED_17[3];
mbed_official 146:f64d43ff0c18 13216 __IO uint8_t TOKEN; /**< Token register, offset: 0xA8 */
mbed_official 146:f64d43ff0c18 13217 uint8_t RESERVED_18[3];
mbed_official 146:f64d43ff0c18 13218 __IO uint8_t SOFTHLD; /**< SOF Threshold register, offset: 0xAC */
mbed_official 146:f64d43ff0c18 13219 uint8_t RESERVED_19[3];
mbed_official 146:f64d43ff0c18 13220 __IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
mbed_official 146:f64d43ff0c18 13221 uint8_t RESERVED_20[3];
mbed_official 146:f64d43ff0c18 13222 __IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
mbed_official 146:f64d43ff0c18 13223 uint8_t RESERVED_21[11];
mbed_official 146:f64d43ff0c18 13224 struct { /* offset: 0xC0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 13225 __IO uint8_t ENDPT; /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
mbed_official 146:f64d43ff0c18 13226 uint8_t RESERVED_0[3];
mbed_official 146:f64d43ff0c18 13227 } ENDPOINT[16];
mbed_official 146:f64d43ff0c18 13228 __IO uint8_t USBCTRL; /**< USB Control register, offset: 0x100 */
mbed_official 146:f64d43ff0c18 13229 uint8_t RESERVED_22[3];
mbed_official 146:f64d43ff0c18 13230 __I uint8_t OBSERVE; /**< USB OTG Observe register, offset: 0x104 */
mbed_official 146:f64d43ff0c18 13231 uint8_t RESERVED_23[3];
mbed_official 146:f64d43ff0c18 13232 __IO uint8_t CONTROL; /**< USB OTG Control register, offset: 0x108 */
mbed_official 146:f64d43ff0c18 13233 uint8_t RESERVED_24[3];
mbed_official 146:f64d43ff0c18 13234 __IO uint8_t USBTRC0; /**< USB Transceiver Control register 0, offset: 0x10C */
mbed_official 146:f64d43ff0c18 13235 uint8_t RESERVED_25[7];
mbed_official 146:f64d43ff0c18 13236 __IO uint8_t USBFRMADJUST; /**< Frame Adjust Register, offset: 0x114 */
mbed_official 324:406fd2029f23 13237 uint8_t RESERVED_26[43];
mbed_official 324:406fd2029f23 13238 __IO uint8_t CLK_RECOVER_CTRL; /**< USB Clock recovery control, offset: 0x140 */
mbed_official 324:406fd2029f23 13239 uint8_t RESERVED_27[3];
mbed_official 324:406fd2029f23 13240 __IO uint8_t CLK_RECOVER_IRC_EN; /**< IRC48M oscillator enable register, offset: 0x144 */
mbed_official 324:406fd2029f23 13241 uint8_t RESERVED_28[23];
mbed_official 324:406fd2029f23 13242 __IO uint8_t CLK_RECOVER_INT_STATUS; /**< Clock recovery separated interrupt status, offset: 0x15C */
mbed_official 146:f64d43ff0c18 13243 } USB_Type, *USB_MemMapPtr;
mbed_official 146:f64d43ff0c18 13244
mbed_official 146:f64d43ff0c18 13245 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13246 -- USB - Register accessor macros
mbed_official 146:f64d43ff0c18 13247 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13248
mbed_official 146:f64d43ff0c18 13249 /*!
mbed_official 146:f64d43ff0c18 13250 * @addtogroup USB_Register_Accessor_Macros USB - Register accessor macros
mbed_official 146:f64d43ff0c18 13251 * @{
mbed_official 146:f64d43ff0c18 13252 */
mbed_official 146:f64d43ff0c18 13253
mbed_official 146:f64d43ff0c18 13254
mbed_official 146:f64d43ff0c18 13255 /* USB - Register accessors */
mbed_official 146:f64d43ff0c18 13256 #define USB_PERID_REG(base) ((base)->PERID)
mbed_official 146:f64d43ff0c18 13257 #define USB_IDCOMP_REG(base) ((base)->IDCOMP)
mbed_official 146:f64d43ff0c18 13258 #define USB_REV_REG(base) ((base)->REV)
mbed_official 146:f64d43ff0c18 13259 #define USB_ADDINFO_REG(base) ((base)->ADDINFO)
mbed_official 146:f64d43ff0c18 13260 #define USB_OTGISTAT_REG(base) ((base)->OTGISTAT)
mbed_official 146:f64d43ff0c18 13261 #define USB_OTGICR_REG(base) ((base)->OTGICR)
mbed_official 146:f64d43ff0c18 13262 #define USB_OTGSTAT_REG(base) ((base)->OTGSTAT)
mbed_official 146:f64d43ff0c18 13263 #define USB_OTGCTL_REG(base) ((base)->OTGCTL)
mbed_official 146:f64d43ff0c18 13264 #define USB_ISTAT_REG(base) ((base)->ISTAT)
mbed_official 146:f64d43ff0c18 13265 #define USB_INTEN_REG(base) ((base)->INTEN)
mbed_official 146:f64d43ff0c18 13266 #define USB_ERRSTAT_REG(base) ((base)->ERRSTAT)
mbed_official 146:f64d43ff0c18 13267 #define USB_ERREN_REG(base) ((base)->ERREN)
mbed_official 146:f64d43ff0c18 13268 #define USB_STAT_REG(base) ((base)->STAT)
mbed_official 146:f64d43ff0c18 13269 #define USB_CTL_REG(base) ((base)->CTL)
mbed_official 146:f64d43ff0c18 13270 #define USB_ADDR_REG(base) ((base)->ADDR)
mbed_official 146:f64d43ff0c18 13271 #define USB_BDTPAGE1_REG(base) ((base)->BDTPAGE1)
mbed_official 146:f64d43ff0c18 13272 #define USB_FRMNUML_REG(base) ((base)->FRMNUML)
mbed_official 146:f64d43ff0c18 13273 #define USB_FRMNUMH_REG(base) ((base)->FRMNUMH)
mbed_official 146:f64d43ff0c18 13274 #define USB_TOKEN_REG(base) ((base)->TOKEN)
mbed_official 146:f64d43ff0c18 13275 #define USB_SOFTHLD_REG(base) ((base)->SOFTHLD)
mbed_official 146:f64d43ff0c18 13276 #define USB_BDTPAGE2_REG(base) ((base)->BDTPAGE2)
mbed_official 146:f64d43ff0c18 13277 #define USB_BDTPAGE3_REG(base) ((base)->BDTPAGE3)
mbed_official 146:f64d43ff0c18 13278 #define USB_ENDPT_REG(base,index) ((base)->ENDPOINT[index].ENDPT)
mbed_official 146:f64d43ff0c18 13279 #define USB_USBCTRL_REG(base) ((base)->USBCTRL)
mbed_official 146:f64d43ff0c18 13280 #define USB_OBSERVE_REG(base) ((base)->OBSERVE)
mbed_official 146:f64d43ff0c18 13281 #define USB_CONTROL_REG(base) ((base)->CONTROL)
mbed_official 146:f64d43ff0c18 13282 #define USB_USBTRC0_REG(base) ((base)->USBTRC0)
mbed_official 146:f64d43ff0c18 13283 #define USB_USBFRMADJUST_REG(base) ((base)->USBFRMADJUST)
mbed_official 324:406fd2029f23 13284 #define USB_CLK_RECOVER_CTRL_REG(base) ((base)->CLK_RECOVER_CTRL)
mbed_official 324:406fd2029f23 13285 #define USB_CLK_RECOVER_IRC_EN_REG(base) ((base)->CLK_RECOVER_IRC_EN)
mbed_official 324:406fd2029f23 13286 #define USB_CLK_RECOVER_INT_STATUS_REG(base) ((base)->CLK_RECOVER_INT_STATUS)
mbed_official 146:f64d43ff0c18 13287
mbed_official 146:f64d43ff0c18 13288 /*!
mbed_official 146:f64d43ff0c18 13289 * @}
mbed_official 146:f64d43ff0c18 13290 */ /* end of group USB_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 13291
mbed_official 146:f64d43ff0c18 13292
mbed_official 146:f64d43ff0c18 13293 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13294 -- USB Register Masks
mbed_official 146:f64d43ff0c18 13295 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13296
mbed_official 146:f64d43ff0c18 13297 /*!
mbed_official 146:f64d43ff0c18 13298 * @addtogroup USB_Register_Masks USB Register Masks
mbed_official 146:f64d43ff0c18 13299 * @{
mbed_official 146:f64d43ff0c18 13300 */
mbed_official 146:f64d43ff0c18 13301
mbed_official 146:f64d43ff0c18 13302 /* PERID Bit Fields */
mbed_official 146:f64d43ff0c18 13303 #define USB_PERID_ID_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 13304 #define USB_PERID_ID_SHIFT 0
mbed_official 146:f64d43ff0c18 13305 #define USB_PERID_ID(x) (((uint8_t)(((uint8_t)(x))<<USB_PERID_ID_SHIFT))&USB_PERID_ID_MASK)
mbed_official 146:f64d43ff0c18 13306 /* IDCOMP Bit Fields */
mbed_official 146:f64d43ff0c18 13307 #define USB_IDCOMP_NID_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 13308 #define USB_IDCOMP_NID_SHIFT 0
mbed_official 146:f64d43ff0c18 13309 #define USB_IDCOMP_NID(x) (((uint8_t)(((uint8_t)(x))<<USB_IDCOMP_NID_SHIFT))&USB_IDCOMP_NID_MASK)
mbed_official 146:f64d43ff0c18 13310 /* REV Bit Fields */
mbed_official 146:f64d43ff0c18 13311 #define USB_REV_REV_MASK 0xFFu
mbed_official 146:f64d43ff0c18 13312 #define USB_REV_REV_SHIFT 0
mbed_official 146:f64d43ff0c18 13313 #define USB_REV_REV(x) (((uint8_t)(((uint8_t)(x))<<USB_REV_REV_SHIFT))&USB_REV_REV_MASK)
mbed_official 146:f64d43ff0c18 13314 /* ADDINFO Bit Fields */
mbed_official 146:f64d43ff0c18 13315 #define USB_ADDINFO_IEHOST_MASK 0x1u
mbed_official 146:f64d43ff0c18 13316 #define USB_ADDINFO_IEHOST_SHIFT 0
mbed_official 146:f64d43ff0c18 13317 #define USB_ADDINFO_IRQNUM_MASK 0xF8u
mbed_official 146:f64d43ff0c18 13318 #define USB_ADDINFO_IRQNUM_SHIFT 3
mbed_official 146:f64d43ff0c18 13319 #define USB_ADDINFO_IRQNUM(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDINFO_IRQNUM_SHIFT))&USB_ADDINFO_IRQNUM_MASK)
mbed_official 146:f64d43ff0c18 13320 /* OTGISTAT Bit Fields */
mbed_official 146:f64d43ff0c18 13321 #define USB_OTGISTAT_AVBUSCHG_MASK 0x1u
mbed_official 146:f64d43ff0c18 13322 #define USB_OTGISTAT_AVBUSCHG_SHIFT 0
mbed_official 146:f64d43ff0c18 13323 #define USB_OTGISTAT_B_SESS_CHG_MASK 0x4u
mbed_official 146:f64d43ff0c18 13324 #define USB_OTGISTAT_B_SESS_CHG_SHIFT 2
mbed_official 146:f64d43ff0c18 13325 #define USB_OTGISTAT_SESSVLDCHG_MASK 0x8u
mbed_official 146:f64d43ff0c18 13326 #define USB_OTGISTAT_SESSVLDCHG_SHIFT 3
mbed_official 146:f64d43ff0c18 13327 #define USB_OTGISTAT_LINE_STATE_CHG_MASK 0x20u
mbed_official 146:f64d43ff0c18 13328 #define USB_OTGISTAT_LINE_STATE_CHG_SHIFT 5
mbed_official 146:f64d43ff0c18 13329 #define USB_OTGISTAT_ONEMSEC_MASK 0x40u
mbed_official 146:f64d43ff0c18 13330 #define USB_OTGISTAT_ONEMSEC_SHIFT 6
mbed_official 146:f64d43ff0c18 13331 #define USB_OTGISTAT_IDCHG_MASK 0x80u
mbed_official 146:f64d43ff0c18 13332 #define USB_OTGISTAT_IDCHG_SHIFT 7
mbed_official 146:f64d43ff0c18 13333 /* OTGICR Bit Fields */
mbed_official 146:f64d43ff0c18 13334 #define USB_OTGICR_AVBUSEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 13335 #define USB_OTGICR_AVBUSEN_SHIFT 0
mbed_official 146:f64d43ff0c18 13336 #define USB_OTGICR_BSESSEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 13337 #define USB_OTGICR_BSESSEN_SHIFT 2
mbed_official 146:f64d43ff0c18 13338 #define USB_OTGICR_SESSVLDEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 13339 #define USB_OTGICR_SESSVLDEN_SHIFT 3
mbed_official 146:f64d43ff0c18 13340 #define USB_OTGICR_LINESTATEEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 13341 #define USB_OTGICR_LINESTATEEN_SHIFT 5
mbed_official 146:f64d43ff0c18 13342 #define USB_OTGICR_ONEMSECEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 13343 #define USB_OTGICR_ONEMSECEN_SHIFT 6
mbed_official 146:f64d43ff0c18 13344 #define USB_OTGICR_IDEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 13345 #define USB_OTGICR_IDEN_SHIFT 7
mbed_official 146:f64d43ff0c18 13346 /* OTGSTAT Bit Fields */
mbed_official 146:f64d43ff0c18 13347 #define USB_OTGSTAT_AVBUSVLD_MASK 0x1u
mbed_official 146:f64d43ff0c18 13348 #define USB_OTGSTAT_AVBUSVLD_SHIFT 0
mbed_official 146:f64d43ff0c18 13349 #define USB_OTGSTAT_BSESSEND_MASK 0x4u
mbed_official 146:f64d43ff0c18 13350 #define USB_OTGSTAT_BSESSEND_SHIFT 2
mbed_official 146:f64d43ff0c18 13351 #define USB_OTGSTAT_SESS_VLD_MASK 0x8u
mbed_official 146:f64d43ff0c18 13352 #define USB_OTGSTAT_SESS_VLD_SHIFT 3
mbed_official 146:f64d43ff0c18 13353 #define USB_OTGSTAT_LINESTATESTABLE_MASK 0x20u
mbed_official 146:f64d43ff0c18 13354 #define USB_OTGSTAT_LINESTATESTABLE_SHIFT 5
mbed_official 146:f64d43ff0c18 13355 #define USB_OTGSTAT_ONEMSECEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 13356 #define USB_OTGSTAT_ONEMSECEN_SHIFT 6
mbed_official 146:f64d43ff0c18 13357 #define USB_OTGSTAT_ID_MASK 0x80u
mbed_official 146:f64d43ff0c18 13358 #define USB_OTGSTAT_ID_SHIFT 7
mbed_official 146:f64d43ff0c18 13359 /* OTGCTL Bit Fields */
mbed_official 146:f64d43ff0c18 13360 #define USB_OTGCTL_OTGEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 13361 #define USB_OTGCTL_OTGEN_SHIFT 2
mbed_official 146:f64d43ff0c18 13362 #define USB_OTGCTL_DMLOW_MASK 0x10u
mbed_official 146:f64d43ff0c18 13363 #define USB_OTGCTL_DMLOW_SHIFT 4
mbed_official 146:f64d43ff0c18 13364 #define USB_OTGCTL_DPLOW_MASK 0x20u
mbed_official 146:f64d43ff0c18 13365 #define USB_OTGCTL_DPLOW_SHIFT 5
mbed_official 146:f64d43ff0c18 13366 #define USB_OTGCTL_DPHIGH_MASK 0x80u
mbed_official 146:f64d43ff0c18 13367 #define USB_OTGCTL_DPHIGH_SHIFT 7
mbed_official 146:f64d43ff0c18 13368 /* ISTAT Bit Fields */
mbed_official 146:f64d43ff0c18 13369 #define USB_ISTAT_USBRST_MASK 0x1u
mbed_official 146:f64d43ff0c18 13370 #define USB_ISTAT_USBRST_SHIFT 0
mbed_official 146:f64d43ff0c18 13371 #define USB_ISTAT_ERROR_MASK 0x2u
mbed_official 146:f64d43ff0c18 13372 #define USB_ISTAT_ERROR_SHIFT 1
mbed_official 146:f64d43ff0c18 13373 #define USB_ISTAT_SOFTOK_MASK 0x4u
mbed_official 146:f64d43ff0c18 13374 #define USB_ISTAT_SOFTOK_SHIFT 2
mbed_official 146:f64d43ff0c18 13375 #define USB_ISTAT_TOKDNE_MASK 0x8u
mbed_official 146:f64d43ff0c18 13376 #define USB_ISTAT_TOKDNE_SHIFT 3
mbed_official 146:f64d43ff0c18 13377 #define USB_ISTAT_SLEEP_MASK 0x10u
mbed_official 146:f64d43ff0c18 13378 #define USB_ISTAT_SLEEP_SHIFT 4
mbed_official 146:f64d43ff0c18 13379 #define USB_ISTAT_RESUME_MASK 0x20u
mbed_official 146:f64d43ff0c18 13380 #define USB_ISTAT_RESUME_SHIFT 5
mbed_official 146:f64d43ff0c18 13381 #define USB_ISTAT_ATTACH_MASK 0x40u
mbed_official 146:f64d43ff0c18 13382 #define USB_ISTAT_ATTACH_SHIFT 6
mbed_official 146:f64d43ff0c18 13383 #define USB_ISTAT_STALL_MASK 0x80u
mbed_official 146:f64d43ff0c18 13384 #define USB_ISTAT_STALL_SHIFT 7
mbed_official 146:f64d43ff0c18 13385 /* INTEN Bit Fields */
mbed_official 146:f64d43ff0c18 13386 #define USB_INTEN_USBRSTEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 13387 #define USB_INTEN_USBRSTEN_SHIFT 0
mbed_official 146:f64d43ff0c18 13388 #define USB_INTEN_ERROREN_MASK 0x2u
mbed_official 146:f64d43ff0c18 13389 #define USB_INTEN_ERROREN_SHIFT 1
mbed_official 146:f64d43ff0c18 13390 #define USB_INTEN_SOFTOKEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 13391 #define USB_INTEN_SOFTOKEN_SHIFT 2
mbed_official 146:f64d43ff0c18 13392 #define USB_INTEN_TOKDNEEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 13393 #define USB_INTEN_TOKDNEEN_SHIFT 3
mbed_official 146:f64d43ff0c18 13394 #define USB_INTEN_SLEEPEN_MASK 0x10u
mbed_official 146:f64d43ff0c18 13395 #define USB_INTEN_SLEEPEN_SHIFT 4
mbed_official 146:f64d43ff0c18 13396 #define USB_INTEN_RESUMEEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 13397 #define USB_INTEN_RESUMEEN_SHIFT 5
mbed_official 146:f64d43ff0c18 13398 #define USB_INTEN_ATTACHEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 13399 #define USB_INTEN_ATTACHEN_SHIFT 6
mbed_official 146:f64d43ff0c18 13400 #define USB_INTEN_STALLEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 13401 #define USB_INTEN_STALLEN_SHIFT 7
mbed_official 146:f64d43ff0c18 13402 /* ERRSTAT Bit Fields */
mbed_official 146:f64d43ff0c18 13403 #define USB_ERRSTAT_PIDERR_MASK 0x1u
mbed_official 146:f64d43ff0c18 13404 #define USB_ERRSTAT_PIDERR_SHIFT 0
mbed_official 146:f64d43ff0c18 13405 #define USB_ERRSTAT_CRC5EOF_MASK 0x2u
mbed_official 146:f64d43ff0c18 13406 #define USB_ERRSTAT_CRC5EOF_SHIFT 1
mbed_official 146:f64d43ff0c18 13407 #define USB_ERRSTAT_CRC16_MASK 0x4u
mbed_official 146:f64d43ff0c18 13408 #define USB_ERRSTAT_CRC16_SHIFT 2
mbed_official 146:f64d43ff0c18 13409 #define USB_ERRSTAT_DFN8_MASK 0x8u
mbed_official 146:f64d43ff0c18 13410 #define USB_ERRSTAT_DFN8_SHIFT 3
mbed_official 146:f64d43ff0c18 13411 #define USB_ERRSTAT_BTOERR_MASK 0x10u
mbed_official 146:f64d43ff0c18 13412 #define USB_ERRSTAT_BTOERR_SHIFT 4
mbed_official 146:f64d43ff0c18 13413 #define USB_ERRSTAT_DMAERR_MASK 0x20u
mbed_official 146:f64d43ff0c18 13414 #define USB_ERRSTAT_DMAERR_SHIFT 5
mbed_official 146:f64d43ff0c18 13415 #define USB_ERRSTAT_BTSERR_MASK 0x80u
mbed_official 146:f64d43ff0c18 13416 #define USB_ERRSTAT_BTSERR_SHIFT 7
mbed_official 146:f64d43ff0c18 13417 /* ERREN Bit Fields */
mbed_official 146:f64d43ff0c18 13418 #define USB_ERREN_PIDERREN_MASK 0x1u
mbed_official 146:f64d43ff0c18 13419 #define USB_ERREN_PIDERREN_SHIFT 0
mbed_official 146:f64d43ff0c18 13420 #define USB_ERREN_CRC5EOFEN_MASK 0x2u
mbed_official 146:f64d43ff0c18 13421 #define USB_ERREN_CRC5EOFEN_SHIFT 1
mbed_official 146:f64d43ff0c18 13422 #define USB_ERREN_CRC16EN_MASK 0x4u
mbed_official 146:f64d43ff0c18 13423 #define USB_ERREN_CRC16EN_SHIFT 2
mbed_official 146:f64d43ff0c18 13424 #define USB_ERREN_DFN8EN_MASK 0x8u
mbed_official 146:f64d43ff0c18 13425 #define USB_ERREN_DFN8EN_SHIFT 3
mbed_official 146:f64d43ff0c18 13426 #define USB_ERREN_BTOERREN_MASK 0x10u
mbed_official 146:f64d43ff0c18 13427 #define USB_ERREN_BTOERREN_SHIFT 4
mbed_official 146:f64d43ff0c18 13428 #define USB_ERREN_DMAERREN_MASK 0x20u
mbed_official 146:f64d43ff0c18 13429 #define USB_ERREN_DMAERREN_SHIFT 5
mbed_official 146:f64d43ff0c18 13430 #define USB_ERREN_BTSERREN_MASK 0x80u
mbed_official 146:f64d43ff0c18 13431 #define USB_ERREN_BTSERREN_SHIFT 7
mbed_official 146:f64d43ff0c18 13432 /* STAT Bit Fields */
mbed_official 146:f64d43ff0c18 13433 #define USB_STAT_ODD_MASK 0x4u
mbed_official 146:f64d43ff0c18 13434 #define USB_STAT_ODD_SHIFT 2
mbed_official 146:f64d43ff0c18 13435 #define USB_STAT_TX_MASK 0x8u
mbed_official 146:f64d43ff0c18 13436 #define USB_STAT_TX_SHIFT 3
mbed_official 146:f64d43ff0c18 13437 #define USB_STAT_ENDP_MASK 0xF0u
mbed_official 146:f64d43ff0c18 13438 #define USB_STAT_ENDP_SHIFT 4
mbed_official 146:f64d43ff0c18 13439 #define USB_STAT_ENDP(x) (((uint8_t)(((uint8_t)(x))<<USB_STAT_ENDP_SHIFT))&USB_STAT_ENDP_MASK)
mbed_official 146:f64d43ff0c18 13440 /* CTL Bit Fields */
mbed_official 146:f64d43ff0c18 13441 #define USB_CTL_USBENSOFEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 13442 #define USB_CTL_USBENSOFEN_SHIFT 0
mbed_official 146:f64d43ff0c18 13443 #define USB_CTL_ODDRST_MASK 0x2u
mbed_official 146:f64d43ff0c18 13444 #define USB_CTL_ODDRST_SHIFT 1
mbed_official 146:f64d43ff0c18 13445 #define USB_CTL_RESUME_MASK 0x4u
mbed_official 146:f64d43ff0c18 13446 #define USB_CTL_RESUME_SHIFT 2
mbed_official 146:f64d43ff0c18 13447 #define USB_CTL_HOSTMODEEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 13448 #define USB_CTL_HOSTMODEEN_SHIFT 3
mbed_official 146:f64d43ff0c18 13449 #define USB_CTL_RESET_MASK 0x10u
mbed_official 146:f64d43ff0c18 13450 #define USB_CTL_RESET_SHIFT 4
mbed_official 146:f64d43ff0c18 13451 #define USB_CTL_TXSUSPENDTOKENBUSY_MASK 0x20u
mbed_official 146:f64d43ff0c18 13452 #define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT 5
mbed_official 146:f64d43ff0c18 13453 #define USB_CTL_SE0_MASK 0x40u
mbed_official 146:f64d43ff0c18 13454 #define USB_CTL_SE0_SHIFT 6
mbed_official 146:f64d43ff0c18 13455 #define USB_CTL_JSTATE_MASK 0x80u
mbed_official 146:f64d43ff0c18 13456 #define USB_CTL_JSTATE_SHIFT 7
mbed_official 146:f64d43ff0c18 13457 /* ADDR Bit Fields */
mbed_official 146:f64d43ff0c18 13458 #define USB_ADDR_ADDR_MASK 0x7Fu
mbed_official 146:f64d43ff0c18 13459 #define USB_ADDR_ADDR_SHIFT 0
mbed_official 146:f64d43ff0c18 13460 #define USB_ADDR_ADDR(x) (((uint8_t)(((uint8_t)(x))<<USB_ADDR_ADDR_SHIFT))&USB_ADDR_ADDR_MASK)
mbed_official 146:f64d43ff0c18 13461 #define USB_ADDR_LSEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 13462 #define USB_ADDR_LSEN_SHIFT 7
mbed_official 146:f64d43ff0c18 13463 /* BDTPAGE1 Bit Fields */
mbed_official 146:f64d43ff0c18 13464 #define USB_BDTPAGE1_BDTBA_MASK 0xFEu
mbed_official 146:f64d43ff0c18 13465 #define USB_BDTPAGE1_BDTBA_SHIFT 1
mbed_official 146:f64d43ff0c18 13466 #define USB_BDTPAGE1_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE1_BDTBA_SHIFT))&USB_BDTPAGE1_BDTBA_MASK)
mbed_official 146:f64d43ff0c18 13467 /* FRMNUML Bit Fields */
mbed_official 146:f64d43ff0c18 13468 #define USB_FRMNUML_FRM_MASK 0xFFu
mbed_official 146:f64d43ff0c18 13469 #define USB_FRMNUML_FRM_SHIFT 0
mbed_official 146:f64d43ff0c18 13470 #define USB_FRMNUML_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUML_FRM_SHIFT))&USB_FRMNUML_FRM_MASK)
mbed_official 146:f64d43ff0c18 13471 /* FRMNUMH Bit Fields */
mbed_official 146:f64d43ff0c18 13472 #define USB_FRMNUMH_FRM_MASK 0x7u
mbed_official 146:f64d43ff0c18 13473 #define USB_FRMNUMH_FRM_SHIFT 0
mbed_official 146:f64d43ff0c18 13474 #define USB_FRMNUMH_FRM(x) (((uint8_t)(((uint8_t)(x))<<USB_FRMNUMH_FRM_SHIFT))&USB_FRMNUMH_FRM_MASK)
mbed_official 146:f64d43ff0c18 13475 /* TOKEN Bit Fields */
mbed_official 146:f64d43ff0c18 13476 #define USB_TOKEN_TOKENENDPT_MASK 0xFu
mbed_official 146:f64d43ff0c18 13477 #define USB_TOKEN_TOKENENDPT_SHIFT 0
mbed_official 146:f64d43ff0c18 13478 #define USB_TOKEN_TOKENENDPT(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENENDPT_SHIFT))&USB_TOKEN_TOKENENDPT_MASK)
mbed_official 146:f64d43ff0c18 13479 #define USB_TOKEN_TOKENPID_MASK 0xF0u
mbed_official 146:f64d43ff0c18 13480 #define USB_TOKEN_TOKENPID_SHIFT 4
mbed_official 146:f64d43ff0c18 13481 #define USB_TOKEN_TOKENPID(x) (((uint8_t)(((uint8_t)(x))<<USB_TOKEN_TOKENPID_SHIFT))&USB_TOKEN_TOKENPID_MASK)
mbed_official 146:f64d43ff0c18 13482 /* SOFTHLD Bit Fields */
mbed_official 146:f64d43ff0c18 13483 #define USB_SOFTHLD_CNT_MASK 0xFFu
mbed_official 146:f64d43ff0c18 13484 #define USB_SOFTHLD_CNT_SHIFT 0
mbed_official 146:f64d43ff0c18 13485 #define USB_SOFTHLD_CNT(x) (((uint8_t)(((uint8_t)(x))<<USB_SOFTHLD_CNT_SHIFT))&USB_SOFTHLD_CNT_MASK)
mbed_official 146:f64d43ff0c18 13486 /* BDTPAGE2 Bit Fields */
mbed_official 146:f64d43ff0c18 13487 #define USB_BDTPAGE2_BDTBA_MASK 0xFFu
mbed_official 146:f64d43ff0c18 13488 #define USB_BDTPAGE2_BDTBA_SHIFT 0
mbed_official 146:f64d43ff0c18 13489 #define USB_BDTPAGE2_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE2_BDTBA_SHIFT))&USB_BDTPAGE2_BDTBA_MASK)
mbed_official 146:f64d43ff0c18 13490 /* BDTPAGE3 Bit Fields */
mbed_official 146:f64d43ff0c18 13491 #define USB_BDTPAGE3_BDTBA_MASK 0xFFu
mbed_official 146:f64d43ff0c18 13492 #define USB_BDTPAGE3_BDTBA_SHIFT 0
mbed_official 146:f64d43ff0c18 13493 #define USB_BDTPAGE3_BDTBA(x) (((uint8_t)(((uint8_t)(x))<<USB_BDTPAGE3_BDTBA_SHIFT))&USB_BDTPAGE3_BDTBA_MASK)
mbed_official 146:f64d43ff0c18 13494 /* ENDPT Bit Fields */
mbed_official 146:f64d43ff0c18 13495 #define USB_ENDPT_EPHSHK_MASK 0x1u
mbed_official 146:f64d43ff0c18 13496 #define USB_ENDPT_EPHSHK_SHIFT 0
mbed_official 146:f64d43ff0c18 13497 #define USB_ENDPT_EPSTALL_MASK 0x2u
mbed_official 146:f64d43ff0c18 13498 #define USB_ENDPT_EPSTALL_SHIFT 1
mbed_official 146:f64d43ff0c18 13499 #define USB_ENDPT_EPTXEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 13500 #define USB_ENDPT_EPTXEN_SHIFT 2
mbed_official 146:f64d43ff0c18 13501 #define USB_ENDPT_EPRXEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 13502 #define USB_ENDPT_EPRXEN_SHIFT 3
mbed_official 146:f64d43ff0c18 13503 #define USB_ENDPT_EPCTLDIS_MASK 0x10u
mbed_official 146:f64d43ff0c18 13504 #define USB_ENDPT_EPCTLDIS_SHIFT 4
mbed_official 146:f64d43ff0c18 13505 #define USB_ENDPT_RETRYDIS_MASK 0x40u
mbed_official 146:f64d43ff0c18 13506 #define USB_ENDPT_RETRYDIS_SHIFT 6
mbed_official 146:f64d43ff0c18 13507 #define USB_ENDPT_HOSTWOHUB_MASK 0x80u
mbed_official 146:f64d43ff0c18 13508 #define USB_ENDPT_HOSTWOHUB_SHIFT 7
mbed_official 146:f64d43ff0c18 13509 /* USBCTRL Bit Fields */
mbed_official 146:f64d43ff0c18 13510 #define USB_USBCTRL_PDE_MASK 0x40u
mbed_official 146:f64d43ff0c18 13511 #define USB_USBCTRL_PDE_SHIFT 6
mbed_official 146:f64d43ff0c18 13512 #define USB_USBCTRL_SUSP_MASK 0x80u
mbed_official 146:f64d43ff0c18 13513 #define USB_USBCTRL_SUSP_SHIFT 7
mbed_official 146:f64d43ff0c18 13514 /* OBSERVE Bit Fields */
mbed_official 146:f64d43ff0c18 13515 #define USB_OBSERVE_DMPD_MASK 0x10u
mbed_official 146:f64d43ff0c18 13516 #define USB_OBSERVE_DMPD_SHIFT 4
mbed_official 146:f64d43ff0c18 13517 #define USB_OBSERVE_DPPD_MASK 0x40u
mbed_official 146:f64d43ff0c18 13518 #define USB_OBSERVE_DPPD_SHIFT 6
mbed_official 146:f64d43ff0c18 13519 #define USB_OBSERVE_DPPU_MASK 0x80u
mbed_official 146:f64d43ff0c18 13520 #define USB_OBSERVE_DPPU_SHIFT 7
mbed_official 146:f64d43ff0c18 13521 /* CONTROL Bit Fields */
mbed_official 146:f64d43ff0c18 13522 #define USB_CONTROL_DPPULLUPNONOTG_MASK 0x10u
mbed_official 146:f64d43ff0c18 13523 #define USB_CONTROL_DPPULLUPNONOTG_SHIFT 4
mbed_official 146:f64d43ff0c18 13524 /* USBTRC0 Bit Fields */
mbed_official 146:f64d43ff0c18 13525 #define USB_USBTRC0_USB_RESUME_INT_MASK 0x1u
mbed_official 146:f64d43ff0c18 13526 #define USB_USBTRC0_USB_RESUME_INT_SHIFT 0
mbed_official 146:f64d43ff0c18 13527 #define USB_USBTRC0_SYNC_DET_MASK 0x2u
mbed_official 146:f64d43ff0c18 13528 #define USB_USBTRC0_SYNC_DET_SHIFT 1
mbed_official 324:406fd2029f23 13529 #define USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK 0x4u
mbed_official 324:406fd2029f23 13530 #define USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT 2
mbed_official 146:f64d43ff0c18 13531 #define USB_USBTRC0_USBRESMEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 13532 #define USB_USBTRC0_USBRESMEN_SHIFT 5
mbed_official 146:f64d43ff0c18 13533 #define USB_USBTRC0_USBRESET_MASK 0x80u
mbed_official 146:f64d43ff0c18 13534 #define USB_USBTRC0_USBRESET_SHIFT 7
mbed_official 146:f64d43ff0c18 13535 /* USBFRMADJUST Bit Fields */
mbed_official 146:f64d43ff0c18 13536 #define USB_USBFRMADJUST_ADJ_MASK 0xFFu
mbed_official 146:f64d43ff0c18 13537 #define USB_USBFRMADJUST_ADJ_SHIFT 0
mbed_official 146:f64d43ff0c18 13538 #define USB_USBFRMADJUST_ADJ(x) (((uint8_t)(((uint8_t)(x))<<USB_USBFRMADJUST_ADJ_SHIFT))&USB_USBFRMADJUST_ADJ_MASK)
mbed_official 324:406fd2029f23 13539 /* CLK_RECOVER_CTRL Bit Fields */
mbed_official 324:406fd2029f23 13540 #define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK 0x20u
mbed_official 324:406fd2029f23 13541 #define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT 5
mbed_official 324:406fd2029f23 13542 #define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK 0x40u
mbed_official 324:406fd2029f23 13543 #define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT 6
mbed_official 324:406fd2029f23 13544 #define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK 0x80u
mbed_official 324:406fd2029f23 13545 #define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT 7
mbed_official 324:406fd2029f23 13546 /* CLK_RECOVER_IRC_EN Bit Fields */
mbed_official 324:406fd2029f23 13547 #define USB_CLK_RECOVER_IRC_EN_REG_EN_MASK 0x1u
mbed_official 324:406fd2029f23 13548 #define USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT 0
mbed_official 324:406fd2029f23 13549 #define USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK 0x2u
mbed_official 324:406fd2029f23 13550 #define USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT 1
mbed_official 324:406fd2029f23 13551 /* CLK_RECOVER_INT_STATUS Bit Fields */
mbed_official 324:406fd2029f23 13552 #define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK 0x10u
mbed_official 324:406fd2029f23 13553 #define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT 4
mbed_official 146:f64d43ff0c18 13554
mbed_official 146:f64d43ff0c18 13555 /*!
mbed_official 146:f64d43ff0c18 13556 * @}
mbed_official 146:f64d43ff0c18 13557 */ /* end of group USB_Register_Masks */
mbed_official 146:f64d43ff0c18 13558
mbed_official 146:f64d43ff0c18 13559
mbed_official 146:f64d43ff0c18 13560 /* USB - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 13561 /** Peripheral USB0 base address */
mbed_official 146:f64d43ff0c18 13562 #define USB0_BASE (0x40072000u)
mbed_official 146:f64d43ff0c18 13563 /** Peripheral USB0 base pointer */
mbed_official 146:f64d43ff0c18 13564 #define USB0 ((USB_Type *)USB0_BASE)
mbed_official 146:f64d43ff0c18 13565 #define USB0_BASE_PTR (USB0)
mbed_official 324:406fd2029f23 13566 /** Array initializer of USB peripheral base addresses */
mbed_official 324:406fd2029f23 13567 #define USB_BASE_ADDRS { USB0_BASE }
mbed_official 146:f64d43ff0c18 13568 /** Array initializer of USB peripheral base pointers */
mbed_official 324:406fd2029f23 13569 #define USB_BASE_PTRS { USB0 }
mbed_official 324:406fd2029f23 13570 /** Interrupt vectors for the USB peripheral type */
mbed_official 324:406fd2029f23 13571 #define USB_IRQS { USB0_IRQn }
mbed_official 146:f64d43ff0c18 13572
mbed_official 146:f64d43ff0c18 13573 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13574 -- USB - Register accessor macros
mbed_official 146:f64d43ff0c18 13575 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13576
mbed_official 146:f64d43ff0c18 13577 /*!
mbed_official 146:f64d43ff0c18 13578 * @addtogroup USB_Register_Accessor_Macros USB - Register accessor macros
mbed_official 146:f64d43ff0c18 13579 * @{
mbed_official 146:f64d43ff0c18 13580 */
mbed_official 146:f64d43ff0c18 13581
mbed_official 146:f64d43ff0c18 13582
mbed_official 146:f64d43ff0c18 13583 /* USB - Register instance definitions */
mbed_official 146:f64d43ff0c18 13584 /* USB0 */
mbed_official 146:f64d43ff0c18 13585 #define USB0_PERID USB_PERID_REG(USB0)
mbed_official 146:f64d43ff0c18 13586 #define USB0_IDCOMP USB_IDCOMP_REG(USB0)
mbed_official 146:f64d43ff0c18 13587 #define USB0_REV USB_REV_REG(USB0)
mbed_official 146:f64d43ff0c18 13588 #define USB0_ADDINFO USB_ADDINFO_REG(USB0)
mbed_official 146:f64d43ff0c18 13589 #define USB0_OTGISTAT USB_OTGISTAT_REG(USB0)
mbed_official 146:f64d43ff0c18 13590 #define USB0_OTGICR USB_OTGICR_REG(USB0)
mbed_official 146:f64d43ff0c18 13591 #define USB0_OTGSTAT USB_OTGSTAT_REG(USB0)
mbed_official 146:f64d43ff0c18 13592 #define USB0_OTGCTL USB_OTGCTL_REG(USB0)
mbed_official 146:f64d43ff0c18 13593 #define USB0_ISTAT USB_ISTAT_REG(USB0)
mbed_official 146:f64d43ff0c18 13594 #define USB0_INTEN USB_INTEN_REG(USB0)
mbed_official 146:f64d43ff0c18 13595 #define USB0_ERRSTAT USB_ERRSTAT_REG(USB0)
mbed_official 146:f64d43ff0c18 13596 #define USB0_ERREN USB_ERREN_REG(USB0)
mbed_official 146:f64d43ff0c18 13597 #define USB0_STAT USB_STAT_REG(USB0)
mbed_official 146:f64d43ff0c18 13598 #define USB0_CTL USB_CTL_REG(USB0)
mbed_official 146:f64d43ff0c18 13599 #define USB0_ADDR USB_ADDR_REG(USB0)
mbed_official 146:f64d43ff0c18 13600 #define USB0_BDTPAGE1 USB_BDTPAGE1_REG(USB0)
mbed_official 146:f64d43ff0c18 13601 #define USB0_FRMNUML USB_FRMNUML_REG(USB0)
mbed_official 146:f64d43ff0c18 13602 #define USB0_FRMNUMH USB_FRMNUMH_REG(USB0)
mbed_official 146:f64d43ff0c18 13603 #define USB0_TOKEN USB_TOKEN_REG(USB0)
mbed_official 146:f64d43ff0c18 13604 #define USB0_SOFTHLD USB_SOFTHLD_REG(USB0)
mbed_official 146:f64d43ff0c18 13605 #define USB0_BDTPAGE2 USB_BDTPAGE2_REG(USB0)
mbed_official 146:f64d43ff0c18 13606 #define USB0_BDTPAGE3 USB_BDTPAGE3_REG(USB0)
mbed_official 146:f64d43ff0c18 13607 #define USB0_ENDPT0 USB_ENDPT_REG(USB0,0)
mbed_official 146:f64d43ff0c18 13608 #define USB0_ENDPT1 USB_ENDPT_REG(USB0,1)
mbed_official 146:f64d43ff0c18 13609 #define USB0_ENDPT2 USB_ENDPT_REG(USB0,2)
mbed_official 146:f64d43ff0c18 13610 #define USB0_ENDPT3 USB_ENDPT_REG(USB0,3)
mbed_official 146:f64d43ff0c18 13611 #define USB0_ENDPT4 USB_ENDPT_REG(USB0,4)
mbed_official 146:f64d43ff0c18 13612 #define USB0_ENDPT5 USB_ENDPT_REG(USB0,5)
mbed_official 146:f64d43ff0c18 13613 #define USB0_ENDPT6 USB_ENDPT_REG(USB0,6)
mbed_official 146:f64d43ff0c18 13614 #define USB0_ENDPT7 USB_ENDPT_REG(USB0,7)
mbed_official 146:f64d43ff0c18 13615 #define USB0_ENDPT8 USB_ENDPT_REG(USB0,8)
mbed_official 146:f64d43ff0c18 13616 #define USB0_ENDPT9 USB_ENDPT_REG(USB0,9)
mbed_official 146:f64d43ff0c18 13617 #define USB0_ENDPT10 USB_ENDPT_REG(USB0,10)
mbed_official 146:f64d43ff0c18 13618 #define USB0_ENDPT11 USB_ENDPT_REG(USB0,11)
mbed_official 146:f64d43ff0c18 13619 #define USB0_ENDPT12 USB_ENDPT_REG(USB0,12)
mbed_official 146:f64d43ff0c18 13620 #define USB0_ENDPT13 USB_ENDPT_REG(USB0,13)
mbed_official 146:f64d43ff0c18 13621 #define USB0_ENDPT14 USB_ENDPT_REG(USB0,14)
mbed_official 146:f64d43ff0c18 13622 #define USB0_ENDPT15 USB_ENDPT_REG(USB0,15)
mbed_official 146:f64d43ff0c18 13623 #define USB0_USBCTRL USB_USBCTRL_REG(USB0)
mbed_official 146:f64d43ff0c18 13624 #define USB0_OBSERVE USB_OBSERVE_REG(USB0)
mbed_official 146:f64d43ff0c18 13625 #define USB0_CONTROL USB_CONTROL_REG(USB0)
mbed_official 146:f64d43ff0c18 13626 #define USB0_USBTRC0 USB_USBTRC0_REG(USB0)
mbed_official 146:f64d43ff0c18 13627 #define USB0_USBFRMADJUST USB_USBFRMADJUST_REG(USB0)
mbed_official 324:406fd2029f23 13628 #define USB0_CLK_RECOVER_CTRL USB_CLK_RECOVER_CTRL_REG(USB0)
mbed_official 324:406fd2029f23 13629 #define USB0_CLK_RECOVER_IRC_EN USB_CLK_RECOVER_IRC_EN_REG(USB0)
mbed_official 324:406fd2029f23 13630 #define USB0_CLK_RECOVER_INT_STATUS USB_CLK_RECOVER_INT_STATUS_REG(USB0)
mbed_official 146:f64d43ff0c18 13631
mbed_official 146:f64d43ff0c18 13632 /* USB - Register array accessors */
mbed_official 146:f64d43ff0c18 13633 #define USB0_ENDPT(index) USB_ENDPT_REG(USB0,index)
mbed_official 146:f64d43ff0c18 13634
mbed_official 146:f64d43ff0c18 13635 /*!
mbed_official 146:f64d43ff0c18 13636 * @}
mbed_official 146:f64d43ff0c18 13637 */ /* end of group USB_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 13638
mbed_official 146:f64d43ff0c18 13639
mbed_official 146:f64d43ff0c18 13640 /*!
mbed_official 146:f64d43ff0c18 13641 * @}
mbed_official 146:f64d43ff0c18 13642 */ /* end of group USB_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 13643
mbed_official 146:f64d43ff0c18 13644
mbed_official 146:f64d43ff0c18 13645 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13646 -- USBDCD Peripheral Access Layer
mbed_official 146:f64d43ff0c18 13647 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13648
mbed_official 146:f64d43ff0c18 13649 /*!
mbed_official 146:f64d43ff0c18 13650 * @addtogroup USBDCD_Peripheral_Access_Layer USBDCD Peripheral Access Layer
mbed_official 146:f64d43ff0c18 13651 * @{
mbed_official 146:f64d43ff0c18 13652 */
mbed_official 146:f64d43ff0c18 13653
mbed_official 146:f64d43ff0c18 13654 /** USBDCD - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 13655 typedef struct {
mbed_official 146:f64d43ff0c18 13656 __IO uint32_t CONTROL; /**< Control register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 13657 __IO uint32_t CLOCK; /**< Clock register, offset: 0x4 */
mbed_official 146:f64d43ff0c18 13658 __I uint32_t STATUS; /**< Status register, offset: 0x8 */
mbed_official 146:f64d43ff0c18 13659 uint8_t RESERVED_0[4];
mbed_official 146:f64d43ff0c18 13660 __IO uint32_t TIMER0; /**< TIMER0 register, offset: 0x10 */
mbed_official 146:f64d43ff0c18 13661 __IO uint32_t TIMER1; /**< TIMER1 register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 13662 union { /* offset: 0x18 */
mbed_official 146:f64d43ff0c18 13663 __IO uint32_t TIMER2_BC11; /**< TIMER2_BC11 register, offset: 0x18 */
mbed_official 146:f64d43ff0c18 13664 __IO uint32_t TIMER2_BC12; /**< TIMER2_BC12 register, offset: 0x18 */
mbed_official 146:f64d43ff0c18 13665 };
mbed_official 146:f64d43ff0c18 13666 } USBDCD_Type, *USBDCD_MemMapPtr;
mbed_official 146:f64d43ff0c18 13667
mbed_official 146:f64d43ff0c18 13668 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13669 -- USBDCD - Register accessor macros
mbed_official 146:f64d43ff0c18 13670 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13671
mbed_official 146:f64d43ff0c18 13672 /*!
mbed_official 146:f64d43ff0c18 13673 * @addtogroup USBDCD_Register_Accessor_Macros USBDCD - Register accessor macros
mbed_official 146:f64d43ff0c18 13674 * @{
mbed_official 146:f64d43ff0c18 13675 */
mbed_official 146:f64d43ff0c18 13676
mbed_official 146:f64d43ff0c18 13677
mbed_official 146:f64d43ff0c18 13678 /* USBDCD - Register accessors */
mbed_official 146:f64d43ff0c18 13679 #define USBDCD_CONTROL_REG(base) ((base)->CONTROL)
mbed_official 146:f64d43ff0c18 13680 #define USBDCD_CLOCK_REG(base) ((base)->CLOCK)
mbed_official 146:f64d43ff0c18 13681 #define USBDCD_STATUS_REG(base) ((base)->STATUS)
mbed_official 146:f64d43ff0c18 13682 #define USBDCD_TIMER0_REG(base) ((base)->TIMER0)
mbed_official 146:f64d43ff0c18 13683 #define USBDCD_TIMER1_REG(base) ((base)->TIMER1)
mbed_official 146:f64d43ff0c18 13684 #define USBDCD_TIMER2_BC11_REG(base) ((base)->TIMER2_BC11)
mbed_official 146:f64d43ff0c18 13685 #define USBDCD_TIMER2_BC12_REG(base) ((base)->TIMER2_BC12)
mbed_official 146:f64d43ff0c18 13686
mbed_official 146:f64d43ff0c18 13687 /*!
mbed_official 146:f64d43ff0c18 13688 * @}
mbed_official 146:f64d43ff0c18 13689 */ /* end of group USBDCD_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 13690
mbed_official 146:f64d43ff0c18 13691
mbed_official 146:f64d43ff0c18 13692 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13693 -- USBDCD Register Masks
mbed_official 146:f64d43ff0c18 13694 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13695
mbed_official 146:f64d43ff0c18 13696 /*!
mbed_official 146:f64d43ff0c18 13697 * @addtogroup USBDCD_Register_Masks USBDCD Register Masks
mbed_official 146:f64d43ff0c18 13698 * @{
mbed_official 146:f64d43ff0c18 13699 */
mbed_official 146:f64d43ff0c18 13700
mbed_official 146:f64d43ff0c18 13701 /* CONTROL Bit Fields */
mbed_official 146:f64d43ff0c18 13702 #define USBDCD_CONTROL_IACK_MASK 0x1u
mbed_official 146:f64d43ff0c18 13703 #define USBDCD_CONTROL_IACK_SHIFT 0
mbed_official 146:f64d43ff0c18 13704 #define USBDCD_CONTROL_IF_MASK 0x100u
mbed_official 146:f64d43ff0c18 13705 #define USBDCD_CONTROL_IF_SHIFT 8
mbed_official 146:f64d43ff0c18 13706 #define USBDCD_CONTROL_IE_MASK 0x10000u
mbed_official 146:f64d43ff0c18 13707 #define USBDCD_CONTROL_IE_SHIFT 16
mbed_official 146:f64d43ff0c18 13708 #define USBDCD_CONTROL_BC12_MASK 0x20000u
mbed_official 146:f64d43ff0c18 13709 #define USBDCD_CONTROL_BC12_SHIFT 17
mbed_official 146:f64d43ff0c18 13710 #define USBDCD_CONTROL_START_MASK 0x1000000u
mbed_official 146:f64d43ff0c18 13711 #define USBDCD_CONTROL_START_SHIFT 24
mbed_official 146:f64d43ff0c18 13712 #define USBDCD_CONTROL_SR_MASK 0x2000000u
mbed_official 146:f64d43ff0c18 13713 #define USBDCD_CONTROL_SR_SHIFT 25
mbed_official 146:f64d43ff0c18 13714 /* CLOCK Bit Fields */
mbed_official 146:f64d43ff0c18 13715 #define USBDCD_CLOCK_CLOCK_UNIT_MASK 0x1u
mbed_official 146:f64d43ff0c18 13716 #define USBDCD_CLOCK_CLOCK_UNIT_SHIFT 0
mbed_official 146:f64d43ff0c18 13717 #define USBDCD_CLOCK_CLOCK_SPEED_MASK 0xFFCu
mbed_official 146:f64d43ff0c18 13718 #define USBDCD_CLOCK_CLOCK_SPEED_SHIFT 2
mbed_official 146:f64d43ff0c18 13719 #define USBDCD_CLOCK_CLOCK_SPEED(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&USBDCD_CLOCK_CLOCK_SPEED_MASK)
mbed_official 146:f64d43ff0c18 13720 /* STATUS Bit Fields */
mbed_official 146:f64d43ff0c18 13721 #define USBDCD_STATUS_SEQ_RES_MASK 0x30000u
mbed_official 146:f64d43ff0c18 13722 #define USBDCD_STATUS_SEQ_RES_SHIFT 16
mbed_official 146:f64d43ff0c18 13723 #define USBDCD_STATUS_SEQ_RES(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_STATUS_SEQ_RES_SHIFT))&USBDCD_STATUS_SEQ_RES_MASK)
mbed_official 146:f64d43ff0c18 13724 #define USBDCD_STATUS_SEQ_STAT_MASK 0xC0000u
mbed_official 146:f64d43ff0c18 13725 #define USBDCD_STATUS_SEQ_STAT_SHIFT 18
mbed_official 146:f64d43ff0c18 13726 #define USBDCD_STATUS_SEQ_STAT(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_STATUS_SEQ_STAT_SHIFT))&USBDCD_STATUS_SEQ_STAT_MASK)
mbed_official 146:f64d43ff0c18 13727 #define USBDCD_STATUS_ERR_MASK 0x100000u
mbed_official 146:f64d43ff0c18 13728 #define USBDCD_STATUS_ERR_SHIFT 20
mbed_official 146:f64d43ff0c18 13729 #define USBDCD_STATUS_TO_MASK 0x200000u
mbed_official 146:f64d43ff0c18 13730 #define USBDCD_STATUS_TO_SHIFT 21
mbed_official 146:f64d43ff0c18 13731 #define USBDCD_STATUS_ACTIVE_MASK 0x400000u
mbed_official 146:f64d43ff0c18 13732 #define USBDCD_STATUS_ACTIVE_SHIFT 22
mbed_official 146:f64d43ff0c18 13733 /* TIMER0 Bit Fields */
mbed_official 146:f64d43ff0c18 13734 #define USBDCD_TIMER0_TUNITCON_MASK 0xFFFu
mbed_official 146:f64d43ff0c18 13735 #define USBDCD_TIMER0_TUNITCON_SHIFT 0
mbed_official 146:f64d43ff0c18 13736 #define USBDCD_TIMER0_TUNITCON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER0_TUNITCON_SHIFT))&USBDCD_TIMER0_TUNITCON_MASK)
mbed_official 146:f64d43ff0c18 13737 #define USBDCD_TIMER0_TSEQ_INIT_MASK 0x3FF0000u
mbed_official 146:f64d43ff0c18 13738 #define USBDCD_TIMER0_TSEQ_INIT_SHIFT 16
mbed_official 146:f64d43ff0c18 13739 #define USBDCD_TIMER0_TSEQ_INIT(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER0_TSEQ_INIT_SHIFT))&USBDCD_TIMER0_TSEQ_INIT_MASK)
mbed_official 146:f64d43ff0c18 13740 /* TIMER1 Bit Fields */
mbed_official 146:f64d43ff0c18 13741 #define USBDCD_TIMER1_TVDPSRC_ON_MASK 0x3FFu
mbed_official 146:f64d43ff0c18 13742 #define USBDCD_TIMER1_TVDPSRC_ON_SHIFT 0
mbed_official 146:f64d43ff0c18 13743 #define USBDCD_TIMER1_TVDPSRC_ON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&USBDCD_TIMER1_TVDPSRC_ON_MASK)
mbed_official 146:f64d43ff0c18 13744 #define USBDCD_TIMER1_TDCD_DBNC_MASK 0x3FF0000u
mbed_official 146:f64d43ff0c18 13745 #define USBDCD_TIMER1_TDCD_DBNC_SHIFT 16
mbed_official 146:f64d43ff0c18 13746 #define USBDCD_TIMER1_TDCD_DBNC(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER1_TDCD_DBNC_SHIFT))&USBDCD_TIMER1_TDCD_DBNC_MASK)
mbed_official 146:f64d43ff0c18 13747 /* TIMER2_BC11 Bit Fields */
mbed_official 146:f64d43ff0c18 13748 #define USBDCD_TIMER2_BC11_CHECK_DM_MASK 0xFu
mbed_official 146:f64d43ff0c18 13749 #define USBDCD_TIMER2_BC11_CHECK_DM_SHIFT 0
mbed_official 146:f64d43ff0c18 13750 #define USBDCD_TIMER2_BC11_CHECK_DM(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_BC11_CHECK_DM_SHIFT))&USBDCD_TIMER2_BC11_CHECK_DM_MASK)
mbed_official 146:f64d43ff0c18 13751 #define USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK 0x3FF0000u
mbed_official 146:f64d43ff0c18 13752 #define USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT 16
mbed_official 146:f64d43ff0c18 13753 #define USBDCD_TIMER2_BC11_TVDPSRC_CON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT))&USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK)
mbed_official 146:f64d43ff0c18 13754 /* TIMER2_BC12 Bit Fields */
mbed_official 146:f64d43ff0c18 13755 #define USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK 0x3FFu
mbed_official 146:f64d43ff0c18 13756 #define USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT 0
mbed_official 146:f64d43ff0c18 13757 #define USBDCD_TIMER2_BC12_TVDMSRC_ON(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT))&USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK)
mbed_official 146:f64d43ff0c18 13758 #define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK 0x3FF0000u
mbed_official 146:f64d43ff0c18 13759 #define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT 16
mbed_official 146:f64d43ff0c18 13760 #define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD(x) (((uint32_t)(((uint32_t)(x))<<USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT))&USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK)
mbed_official 146:f64d43ff0c18 13761
mbed_official 146:f64d43ff0c18 13762 /*!
mbed_official 146:f64d43ff0c18 13763 * @}
mbed_official 146:f64d43ff0c18 13764 */ /* end of group USBDCD_Register_Masks */
mbed_official 146:f64d43ff0c18 13765
mbed_official 146:f64d43ff0c18 13766
mbed_official 146:f64d43ff0c18 13767 /* USBDCD - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 13768 /** Peripheral USBDCD base address */
mbed_official 146:f64d43ff0c18 13769 #define USBDCD_BASE (0x40035000u)
mbed_official 146:f64d43ff0c18 13770 /** Peripheral USBDCD base pointer */
mbed_official 146:f64d43ff0c18 13771 #define USBDCD ((USBDCD_Type *)USBDCD_BASE)
mbed_official 146:f64d43ff0c18 13772 #define USBDCD_BASE_PTR (USBDCD)
mbed_official 324:406fd2029f23 13773 /** Array initializer of USBDCD peripheral base addresses */
mbed_official 324:406fd2029f23 13774 #define USBDCD_BASE_ADDRS { USBDCD_BASE }
mbed_official 146:f64d43ff0c18 13775 /** Array initializer of USBDCD peripheral base pointers */
mbed_official 324:406fd2029f23 13776 #define USBDCD_BASE_PTRS { USBDCD }
mbed_official 324:406fd2029f23 13777 /** Interrupt vectors for the USBDCD peripheral type */
mbed_official 324:406fd2029f23 13778 #define USBDCD_IRQS { USBDCD_IRQn }
mbed_official 146:f64d43ff0c18 13779
mbed_official 146:f64d43ff0c18 13780 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13781 -- USBDCD - Register accessor macros
mbed_official 146:f64d43ff0c18 13782 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13783
mbed_official 146:f64d43ff0c18 13784 /*!
mbed_official 146:f64d43ff0c18 13785 * @addtogroup USBDCD_Register_Accessor_Macros USBDCD - Register accessor macros
mbed_official 146:f64d43ff0c18 13786 * @{
mbed_official 146:f64d43ff0c18 13787 */
mbed_official 146:f64d43ff0c18 13788
mbed_official 146:f64d43ff0c18 13789
mbed_official 146:f64d43ff0c18 13790 /* USBDCD - Register instance definitions */
mbed_official 146:f64d43ff0c18 13791 /* USBDCD */
mbed_official 146:f64d43ff0c18 13792 #define USBDCD_CONTROL USBDCD_CONTROL_REG(USBDCD)
mbed_official 146:f64d43ff0c18 13793 #define USBDCD_CLOCK USBDCD_CLOCK_REG(USBDCD)
mbed_official 146:f64d43ff0c18 13794 #define USBDCD_STATUS USBDCD_STATUS_REG(USBDCD)
mbed_official 146:f64d43ff0c18 13795 #define USBDCD_TIMER0 USBDCD_TIMER0_REG(USBDCD)
mbed_official 146:f64d43ff0c18 13796 #define USBDCD_TIMER1 USBDCD_TIMER1_REG(USBDCD)
mbed_official 146:f64d43ff0c18 13797 #define USBDCD_TIMER2_BC11 USBDCD_TIMER2_BC11_REG(USBDCD)
mbed_official 146:f64d43ff0c18 13798 #define USBDCD_TIMER2_BC12 USBDCD_TIMER2_BC12_REG(USBDCD)
mbed_official 146:f64d43ff0c18 13799
mbed_official 146:f64d43ff0c18 13800 /*!
mbed_official 146:f64d43ff0c18 13801 * @}
mbed_official 146:f64d43ff0c18 13802 */ /* end of group USBDCD_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 13803
mbed_official 146:f64d43ff0c18 13804
mbed_official 146:f64d43ff0c18 13805 /*!
mbed_official 146:f64d43ff0c18 13806 * @}
mbed_official 146:f64d43ff0c18 13807 */ /* end of group USBDCD_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 13808
mbed_official 146:f64d43ff0c18 13809
mbed_official 146:f64d43ff0c18 13810 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13811 -- VREF Peripheral Access Layer
mbed_official 146:f64d43ff0c18 13812 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13813
mbed_official 146:f64d43ff0c18 13814 /*!
mbed_official 146:f64d43ff0c18 13815 * @addtogroup VREF_Peripheral_Access_Layer VREF Peripheral Access Layer
mbed_official 146:f64d43ff0c18 13816 * @{
mbed_official 146:f64d43ff0c18 13817 */
mbed_official 146:f64d43ff0c18 13818
mbed_official 146:f64d43ff0c18 13819 /** VREF - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 13820 typedef struct {
mbed_official 146:f64d43ff0c18 13821 __IO uint8_t TRM; /**< VREF Trim Register, offset: 0x0 */
mbed_official 146:f64d43ff0c18 13822 __IO uint8_t SC; /**< VREF Status and Control Register, offset: 0x1 */
mbed_official 146:f64d43ff0c18 13823 } VREF_Type, *VREF_MemMapPtr;
mbed_official 146:f64d43ff0c18 13824
mbed_official 146:f64d43ff0c18 13825 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13826 -- VREF - Register accessor macros
mbed_official 146:f64d43ff0c18 13827 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13828
mbed_official 146:f64d43ff0c18 13829 /*!
mbed_official 146:f64d43ff0c18 13830 * @addtogroup VREF_Register_Accessor_Macros VREF - Register accessor macros
mbed_official 146:f64d43ff0c18 13831 * @{
mbed_official 146:f64d43ff0c18 13832 */
mbed_official 146:f64d43ff0c18 13833
mbed_official 146:f64d43ff0c18 13834
mbed_official 146:f64d43ff0c18 13835 /* VREF - Register accessors */
mbed_official 146:f64d43ff0c18 13836 #define VREF_TRM_REG(base) ((base)->TRM)
mbed_official 146:f64d43ff0c18 13837 #define VREF_SC_REG(base) ((base)->SC)
mbed_official 146:f64d43ff0c18 13838
mbed_official 146:f64d43ff0c18 13839 /*!
mbed_official 146:f64d43ff0c18 13840 * @}
mbed_official 146:f64d43ff0c18 13841 */ /* end of group VREF_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 13842
mbed_official 146:f64d43ff0c18 13843
mbed_official 146:f64d43ff0c18 13844 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13845 -- VREF Register Masks
mbed_official 146:f64d43ff0c18 13846 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13847
mbed_official 146:f64d43ff0c18 13848 /*!
mbed_official 146:f64d43ff0c18 13849 * @addtogroup VREF_Register_Masks VREF Register Masks
mbed_official 146:f64d43ff0c18 13850 * @{
mbed_official 146:f64d43ff0c18 13851 */
mbed_official 146:f64d43ff0c18 13852
mbed_official 146:f64d43ff0c18 13853 /* TRM Bit Fields */
mbed_official 146:f64d43ff0c18 13854 #define VREF_TRM_TRIM_MASK 0x3Fu
mbed_official 146:f64d43ff0c18 13855 #define VREF_TRM_TRIM_SHIFT 0
mbed_official 146:f64d43ff0c18 13856 #define VREF_TRM_TRIM(x) (((uint8_t)(((uint8_t)(x))<<VREF_TRM_TRIM_SHIFT))&VREF_TRM_TRIM_MASK)
mbed_official 146:f64d43ff0c18 13857 #define VREF_TRM_CHOPEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 13858 #define VREF_TRM_CHOPEN_SHIFT 6
mbed_official 146:f64d43ff0c18 13859 /* SC Bit Fields */
mbed_official 146:f64d43ff0c18 13860 #define VREF_SC_MODE_LV_MASK 0x3u
mbed_official 146:f64d43ff0c18 13861 #define VREF_SC_MODE_LV_SHIFT 0
mbed_official 146:f64d43ff0c18 13862 #define VREF_SC_MODE_LV(x) (((uint8_t)(((uint8_t)(x))<<VREF_SC_MODE_LV_SHIFT))&VREF_SC_MODE_LV_MASK)
mbed_official 146:f64d43ff0c18 13863 #define VREF_SC_VREFST_MASK 0x4u
mbed_official 146:f64d43ff0c18 13864 #define VREF_SC_VREFST_SHIFT 2
mbed_official 146:f64d43ff0c18 13865 #define VREF_SC_ICOMPEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 13866 #define VREF_SC_ICOMPEN_SHIFT 5
mbed_official 146:f64d43ff0c18 13867 #define VREF_SC_REGEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 13868 #define VREF_SC_REGEN_SHIFT 6
mbed_official 146:f64d43ff0c18 13869 #define VREF_SC_VREFEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 13870 #define VREF_SC_VREFEN_SHIFT 7
mbed_official 146:f64d43ff0c18 13871
mbed_official 146:f64d43ff0c18 13872 /*!
mbed_official 146:f64d43ff0c18 13873 * @}
mbed_official 146:f64d43ff0c18 13874 */ /* end of group VREF_Register_Masks */
mbed_official 146:f64d43ff0c18 13875
mbed_official 146:f64d43ff0c18 13876
mbed_official 146:f64d43ff0c18 13877 /* VREF - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 13878 /** Peripheral VREF base address */
mbed_official 146:f64d43ff0c18 13879 #define VREF_BASE (0x40074000u)
mbed_official 146:f64d43ff0c18 13880 /** Peripheral VREF base pointer */
mbed_official 146:f64d43ff0c18 13881 #define VREF ((VREF_Type *)VREF_BASE)
mbed_official 146:f64d43ff0c18 13882 #define VREF_BASE_PTR (VREF)
mbed_official 324:406fd2029f23 13883 /** Array initializer of VREF peripheral base addresses */
mbed_official 324:406fd2029f23 13884 #define VREF_BASE_ADDRS { VREF_BASE }
mbed_official 146:f64d43ff0c18 13885 /** Array initializer of VREF peripheral base pointers */
mbed_official 324:406fd2029f23 13886 #define VREF_BASE_PTRS { VREF }
mbed_official 146:f64d43ff0c18 13887
mbed_official 146:f64d43ff0c18 13888 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13889 -- VREF - Register accessor macros
mbed_official 146:f64d43ff0c18 13890 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13891
mbed_official 146:f64d43ff0c18 13892 /*!
mbed_official 146:f64d43ff0c18 13893 * @addtogroup VREF_Register_Accessor_Macros VREF - Register accessor macros
mbed_official 146:f64d43ff0c18 13894 * @{
mbed_official 146:f64d43ff0c18 13895 */
mbed_official 146:f64d43ff0c18 13896
mbed_official 146:f64d43ff0c18 13897
mbed_official 146:f64d43ff0c18 13898 /* VREF - Register instance definitions */
mbed_official 146:f64d43ff0c18 13899 /* VREF */
mbed_official 146:f64d43ff0c18 13900 #define VREF_TRM VREF_TRM_REG(VREF)
mbed_official 146:f64d43ff0c18 13901 #define VREF_SC VREF_SC_REG(VREF)
mbed_official 146:f64d43ff0c18 13902
mbed_official 146:f64d43ff0c18 13903 /*!
mbed_official 146:f64d43ff0c18 13904 * @}
mbed_official 146:f64d43ff0c18 13905 */ /* end of group VREF_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 13906
mbed_official 146:f64d43ff0c18 13907
mbed_official 146:f64d43ff0c18 13908 /*!
mbed_official 146:f64d43ff0c18 13909 * @}
mbed_official 146:f64d43ff0c18 13910 */ /* end of group VREF_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 13911
mbed_official 146:f64d43ff0c18 13912
mbed_official 146:f64d43ff0c18 13913 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13914 -- WDOG Peripheral Access Layer
mbed_official 146:f64d43ff0c18 13915 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13916
mbed_official 146:f64d43ff0c18 13917 /*!
mbed_official 146:f64d43ff0c18 13918 * @addtogroup WDOG_Peripheral_Access_Layer WDOG Peripheral Access Layer
mbed_official 146:f64d43ff0c18 13919 * @{
mbed_official 146:f64d43ff0c18 13920 */
mbed_official 146:f64d43ff0c18 13921
mbed_official 146:f64d43ff0c18 13922 /** WDOG - Register Layout Typedef */
mbed_official 146:f64d43ff0c18 13923 typedef struct {
mbed_official 146:f64d43ff0c18 13924 __IO uint16_t STCTRLH; /**< Watchdog Status and Control Register High, offset: 0x0 */
mbed_official 146:f64d43ff0c18 13925 __IO uint16_t STCTRLL; /**< Watchdog Status and Control Register Low, offset: 0x2 */
mbed_official 146:f64d43ff0c18 13926 __IO uint16_t TOVALH; /**< Watchdog Time-out Value Register High, offset: 0x4 */
mbed_official 146:f64d43ff0c18 13927 __IO uint16_t TOVALL; /**< Watchdog Time-out Value Register Low, offset: 0x6 */
mbed_official 146:f64d43ff0c18 13928 __IO uint16_t WINH; /**< Watchdog Window Register High, offset: 0x8 */
mbed_official 146:f64d43ff0c18 13929 __IO uint16_t WINL; /**< Watchdog Window Register Low, offset: 0xA */
mbed_official 146:f64d43ff0c18 13930 __IO uint16_t REFRESH; /**< Watchdog Refresh register, offset: 0xC */
mbed_official 146:f64d43ff0c18 13931 __IO uint16_t UNLOCK; /**< Watchdog Unlock register, offset: 0xE */
mbed_official 146:f64d43ff0c18 13932 __IO uint16_t TMROUTH; /**< Watchdog Timer Output Register High, offset: 0x10 */
mbed_official 146:f64d43ff0c18 13933 __IO uint16_t TMROUTL; /**< Watchdog Timer Output Register Low, offset: 0x12 */
mbed_official 146:f64d43ff0c18 13934 __IO uint16_t RSTCNT; /**< Watchdog Reset Count register, offset: 0x14 */
mbed_official 146:f64d43ff0c18 13935 __IO uint16_t PRESC; /**< Watchdog Prescaler register, offset: 0x16 */
mbed_official 146:f64d43ff0c18 13936 } WDOG_Type, *WDOG_MemMapPtr;
mbed_official 146:f64d43ff0c18 13937
mbed_official 146:f64d43ff0c18 13938 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13939 -- WDOG - Register accessor macros
mbed_official 146:f64d43ff0c18 13940 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13941
mbed_official 146:f64d43ff0c18 13942 /*!
mbed_official 146:f64d43ff0c18 13943 * @addtogroup WDOG_Register_Accessor_Macros WDOG - Register accessor macros
mbed_official 146:f64d43ff0c18 13944 * @{
mbed_official 146:f64d43ff0c18 13945 */
mbed_official 146:f64d43ff0c18 13946
mbed_official 146:f64d43ff0c18 13947
mbed_official 146:f64d43ff0c18 13948 /* WDOG - Register accessors */
mbed_official 146:f64d43ff0c18 13949 #define WDOG_STCTRLH_REG(base) ((base)->STCTRLH)
mbed_official 146:f64d43ff0c18 13950 #define WDOG_STCTRLL_REG(base) ((base)->STCTRLL)
mbed_official 146:f64d43ff0c18 13951 #define WDOG_TOVALH_REG(base) ((base)->TOVALH)
mbed_official 146:f64d43ff0c18 13952 #define WDOG_TOVALL_REG(base) ((base)->TOVALL)
mbed_official 146:f64d43ff0c18 13953 #define WDOG_WINH_REG(base) ((base)->WINH)
mbed_official 146:f64d43ff0c18 13954 #define WDOG_WINL_REG(base) ((base)->WINL)
mbed_official 146:f64d43ff0c18 13955 #define WDOG_REFRESH_REG(base) ((base)->REFRESH)
mbed_official 146:f64d43ff0c18 13956 #define WDOG_UNLOCK_REG(base) ((base)->UNLOCK)
mbed_official 146:f64d43ff0c18 13957 #define WDOG_TMROUTH_REG(base) ((base)->TMROUTH)
mbed_official 146:f64d43ff0c18 13958 #define WDOG_TMROUTL_REG(base) ((base)->TMROUTL)
mbed_official 146:f64d43ff0c18 13959 #define WDOG_RSTCNT_REG(base) ((base)->RSTCNT)
mbed_official 146:f64d43ff0c18 13960 #define WDOG_PRESC_REG(base) ((base)->PRESC)
mbed_official 146:f64d43ff0c18 13961
mbed_official 146:f64d43ff0c18 13962 /*!
mbed_official 146:f64d43ff0c18 13963 * @}
mbed_official 146:f64d43ff0c18 13964 */ /* end of group WDOG_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 13965
mbed_official 146:f64d43ff0c18 13966
mbed_official 146:f64d43ff0c18 13967 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 13968 -- WDOG Register Masks
mbed_official 146:f64d43ff0c18 13969 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 13970
mbed_official 146:f64d43ff0c18 13971 /*!
mbed_official 146:f64d43ff0c18 13972 * @addtogroup WDOG_Register_Masks WDOG Register Masks
mbed_official 146:f64d43ff0c18 13973 * @{
mbed_official 146:f64d43ff0c18 13974 */
mbed_official 146:f64d43ff0c18 13975
mbed_official 146:f64d43ff0c18 13976 /* STCTRLH Bit Fields */
mbed_official 146:f64d43ff0c18 13977 #define WDOG_STCTRLH_WDOGEN_MASK 0x1u
mbed_official 146:f64d43ff0c18 13978 #define WDOG_STCTRLH_WDOGEN_SHIFT 0
mbed_official 146:f64d43ff0c18 13979 #define WDOG_STCTRLH_CLKSRC_MASK 0x2u
mbed_official 146:f64d43ff0c18 13980 #define WDOG_STCTRLH_CLKSRC_SHIFT 1
mbed_official 146:f64d43ff0c18 13981 #define WDOG_STCTRLH_IRQRSTEN_MASK 0x4u
mbed_official 146:f64d43ff0c18 13982 #define WDOG_STCTRLH_IRQRSTEN_SHIFT 2
mbed_official 146:f64d43ff0c18 13983 #define WDOG_STCTRLH_WINEN_MASK 0x8u
mbed_official 146:f64d43ff0c18 13984 #define WDOG_STCTRLH_WINEN_SHIFT 3
mbed_official 146:f64d43ff0c18 13985 #define WDOG_STCTRLH_ALLOWUPDATE_MASK 0x10u
mbed_official 146:f64d43ff0c18 13986 #define WDOG_STCTRLH_ALLOWUPDATE_SHIFT 4
mbed_official 146:f64d43ff0c18 13987 #define WDOG_STCTRLH_DBGEN_MASK 0x20u
mbed_official 146:f64d43ff0c18 13988 #define WDOG_STCTRLH_DBGEN_SHIFT 5
mbed_official 146:f64d43ff0c18 13989 #define WDOG_STCTRLH_STOPEN_MASK 0x40u
mbed_official 146:f64d43ff0c18 13990 #define WDOG_STCTRLH_STOPEN_SHIFT 6
mbed_official 146:f64d43ff0c18 13991 #define WDOG_STCTRLH_WAITEN_MASK 0x80u
mbed_official 146:f64d43ff0c18 13992 #define WDOG_STCTRLH_WAITEN_SHIFT 7
mbed_official 146:f64d43ff0c18 13993 #define WDOG_STCTRLH_TESTWDOG_MASK 0x400u
mbed_official 146:f64d43ff0c18 13994 #define WDOG_STCTRLH_TESTWDOG_SHIFT 10
mbed_official 146:f64d43ff0c18 13995 #define WDOG_STCTRLH_TESTSEL_MASK 0x800u
mbed_official 146:f64d43ff0c18 13996 #define WDOG_STCTRLH_TESTSEL_SHIFT 11
mbed_official 146:f64d43ff0c18 13997 #define WDOG_STCTRLH_BYTESEL_MASK 0x3000u
mbed_official 146:f64d43ff0c18 13998 #define WDOG_STCTRLH_BYTESEL_SHIFT 12
mbed_official 146:f64d43ff0c18 13999 #define WDOG_STCTRLH_BYTESEL(x) (((uint16_t)(((uint16_t)(x))<<WDOG_STCTRLH_BYTESEL_SHIFT))&WDOG_STCTRLH_BYTESEL_MASK)
mbed_official 146:f64d43ff0c18 14000 #define WDOG_STCTRLH_DISTESTWDOG_MASK 0x4000u
mbed_official 146:f64d43ff0c18 14001 #define WDOG_STCTRLH_DISTESTWDOG_SHIFT 14
mbed_official 146:f64d43ff0c18 14002 /* STCTRLL Bit Fields */
mbed_official 146:f64d43ff0c18 14003 #define WDOG_STCTRLL_INTFLG_MASK 0x8000u
mbed_official 146:f64d43ff0c18 14004 #define WDOG_STCTRLL_INTFLG_SHIFT 15
mbed_official 146:f64d43ff0c18 14005 /* TOVALH Bit Fields */
mbed_official 146:f64d43ff0c18 14006 #define WDOG_TOVALH_TOVALHIGH_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14007 #define WDOG_TOVALH_TOVALHIGH_SHIFT 0
mbed_official 146:f64d43ff0c18 14008 #define WDOG_TOVALH_TOVALHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TOVALH_TOVALHIGH_SHIFT))&WDOG_TOVALH_TOVALHIGH_MASK)
mbed_official 146:f64d43ff0c18 14009 /* TOVALL Bit Fields */
mbed_official 146:f64d43ff0c18 14010 #define WDOG_TOVALL_TOVALLOW_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14011 #define WDOG_TOVALL_TOVALLOW_SHIFT 0
mbed_official 146:f64d43ff0c18 14012 #define WDOG_TOVALL_TOVALLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TOVALL_TOVALLOW_SHIFT))&WDOG_TOVALL_TOVALLOW_MASK)
mbed_official 146:f64d43ff0c18 14013 /* WINH Bit Fields */
mbed_official 146:f64d43ff0c18 14014 #define WDOG_WINH_WINHIGH_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14015 #define WDOG_WINH_WINHIGH_SHIFT 0
mbed_official 146:f64d43ff0c18 14016 #define WDOG_WINH_WINHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_WINH_WINHIGH_SHIFT))&WDOG_WINH_WINHIGH_MASK)
mbed_official 146:f64d43ff0c18 14017 /* WINL Bit Fields */
mbed_official 146:f64d43ff0c18 14018 #define WDOG_WINL_WINLOW_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14019 #define WDOG_WINL_WINLOW_SHIFT 0
mbed_official 146:f64d43ff0c18 14020 #define WDOG_WINL_WINLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_WINL_WINLOW_SHIFT))&WDOG_WINL_WINLOW_MASK)
mbed_official 146:f64d43ff0c18 14021 /* REFRESH Bit Fields */
mbed_official 146:f64d43ff0c18 14022 #define WDOG_REFRESH_WDOGREFRESH_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14023 #define WDOG_REFRESH_WDOGREFRESH_SHIFT 0
mbed_official 146:f64d43ff0c18 14024 #define WDOG_REFRESH_WDOGREFRESH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_REFRESH_WDOGREFRESH_SHIFT))&WDOG_REFRESH_WDOGREFRESH_MASK)
mbed_official 146:f64d43ff0c18 14025 /* UNLOCK Bit Fields */
mbed_official 146:f64d43ff0c18 14026 #define WDOG_UNLOCK_WDOGUNLOCK_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14027 #define WDOG_UNLOCK_WDOGUNLOCK_SHIFT 0
mbed_official 146:f64d43ff0c18 14028 #define WDOG_UNLOCK_WDOGUNLOCK(x) (((uint16_t)(((uint16_t)(x))<<WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&WDOG_UNLOCK_WDOGUNLOCK_MASK)
mbed_official 146:f64d43ff0c18 14029 /* TMROUTH Bit Fields */
mbed_official 146:f64d43ff0c18 14030 #define WDOG_TMROUTH_TIMEROUTHIGH_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14031 #define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT 0
mbed_official 146:f64d43ff0c18 14032 #define WDOG_TMROUTH_TIMEROUTHIGH(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&WDOG_TMROUTH_TIMEROUTHIGH_MASK)
mbed_official 146:f64d43ff0c18 14033 /* TMROUTL Bit Fields */
mbed_official 146:f64d43ff0c18 14034 #define WDOG_TMROUTL_TIMEROUTLOW_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14035 #define WDOG_TMROUTL_TIMEROUTLOW_SHIFT 0
mbed_official 146:f64d43ff0c18 14036 #define WDOG_TMROUTL_TIMEROUTLOW(x) (((uint16_t)(((uint16_t)(x))<<WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&WDOG_TMROUTL_TIMEROUTLOW_MASK)
mbed_official 146:f64d43ff0c18 14037 /* RSTCNT Bit Fields */
mbed_official 146:f64d43ff0c18 14038 #define WDOG_RSTCNT_RSTCNT_MASK 0xFFFFu
mbed_official 146:f64d43ff0c18 14039 #define WDOG_RSTCNT_RSTCNT_SHIFT 0
mbed_official 146:f64d43ff0c18 14040 #define WDOG_RSTCNT_RSTCNT(x) (((uint16_t)(((uint16_t)(x))<<WDOG_RSTCNT_RSTCNT_SHIFT))&WDOG_RSTCNT_RSTCNT_MASK)
mbed_official 146:f64d43ff0c18 14041 /* PRESC Bit Fields */
mbed_official 146:f64d43ff0c18 14042 #define WDOG_PRESC_PRESCVAL_MASK 0x700u
mbed_official 146:f64d43ff0c18 14043 #define WDOG_PRESC_PRESCVAL_SHIFT 8
mbed_official 146:f64d43ff0c18 14044 #define WDOG_PRESC_PRESCVAL(x) (((uint16_t)(((uint16_t)(x))<<WDOG_PRESC_PRESCVAL_SHIFT))&WDOG_PRESC_PRESCVAL_MASK)
mbed_official 146:f64d43ff0c18 14045
mbed_official 146:f64d43ff0c18 14046 /*!
mbed_official 146:f64d43ff0c18 14047 * @}
mbed_official 146:f64d43ff0c18 14048 */ /* end of group WDOG_Register_Masks */
mbed_official 146:f64d43ff0c18 14049
mbed_official 146:f64d43ff0c18 14050
mbed_official 146:f64d43ff0c18 14051 /* WDOG - Peripheral instance base addresses */
mbed_official 146:f64d43ff0c18 14052 /** Peripheral WDOG base address */
mbed_official 146:f64d43ff0c18 14053 #define WDOG_BASE (0x40052000u)
mbed_official 146:f64d43ff0c18 14054 /** Peripheral WDOG base pointer */
mbed_official 146:f64d43ff0c18 14055 #define WDOG ((WDOG_Type *)WDOG_BASE)
mbed_official 146:f64d43ff0c18 14056 #define WDOG_BASE_PTR (WDOG)
mbed_official 324:406fd2029f23 14057 /** Array initializer of WDOG peripheral base addresses */
mbed_official 324:406fd2029f23 14058 #define WDOG_BASE_ADDRS { WDOG_BASE }
mbed_official 146:f64d43ff0c18 14059 /** Array initializer of WDOG peripheral base pointers */
mbed_official 324:406fd2029f23 14060 #define WDOG_BASE_PTRS { WDOG }
mbed_official 324:406fd2029f23 14061 /** Interrupt vectors for the WDOG peripheral type */
mbed_official 324:406fd2029f23 14062 #define WDOG_IRQS { Watchdog_IRQn }
mbed_official 146:f64d43ff0c18 14063
mbed_official 146:f64d43ff0c18 14064 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 14065 -- WDOG - Register accessor macros
mbed_official 146:f64d43ff0c18 14066 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 14067
mbed_official 146:f64d43ff0c18 14068 /*!
mbed_official 146:f64d43ff0c18 14069 * @addtogroup WDOG_Register_Accessor_Macros WDOG - Register accessor macros
mbed_official 146:f64d43ff0c18 14070 * @{
mbed_official 146:f64d43ff0c18 14071 */
mbed_official 146:f64d43ff0c18 14072
mbed_official 146:f64d43ff0c18 14073
mbed_official 146:f64d43ff0c18 14074 /* WDOG - Register instance definitions */
mbed_official 146:f64d43ff0c18 14075 /* WDOG */
mbed_official 146:f64d43ff0c18 14076 #define WDOG_STCTRLH WDOG_STCTRLH_REG(WDOG)
mbed_official 146:f64d43ff0c18 14077 #define WDOG_STCTRLL WDOG_STCTRLL_REG(WDOG)
mbed_official 146:f64d43ff0c18 14078 #define WDOG_TOVALH WDOG_TOVALH_REG(WDOG)
mbed_official 146:f64d43ff0c18 14079 #define WDOG_TOVALL WDOG_TOVALL_REG(WDOG)
mbed_official 146:f64d43ff0c18 14080 #define WDOG_WINH WDOG_WINH_REG(WDOG)
mbed_official 146:f64d43ff0c18 14081 #define WDOG_WINL WDOG_WINL_REG(WDOG)
mbed_official 146:f64d43ff0c18 14082 #define WDOG_REFRESH WDOG_REFRESH_REG(WDOG)
mbed_official 146:f64d43ff0c18 14083 #define WDOG_UNLOCK WDOG_UNLOCK_REG(WDOG)
mbed_official 146:f64d43ff0c18 14084 #define WDOG_TMROUTH WDOG_TMROUTH_REG(WDOG)
mbed_official 146:f64d43ff0c18 14085 #define WDOG_TMROUTL WDOG_TMROUTL_REG(WDOG)
mbed_official 146:f64d43ff0c18 14086 #define WDOG_RSTCNT WDOG_RSTCNT_REG(WDOG)
mbed_official 146:f64d43ff0c18 14087 #define WDOG_PRESC WDOG_PRESC_REG(WDOG)
mbed_official 146:f64d43ff0c18 14088
mbed_official 146:f64d43ff0c18 14089 /*!
mbed_official 146:f64d43ff0c18 14090 * @}
mbed_official 146:f64d43ff0c18 14091 */ /* end of group WDOG_Register_Accessor_Macros */
mbed_official 146:f64d43ff0c18 14092
mbed_official 146:f64d43ff0c18 14093
mbed_official 146:f64d43ff0c18 14094 /*!
mbed_official 146:f64d43ff0c18 14095 * @}
mbed_official 146:f64d43ff0c18 14096 */ /* end of group WDOG_Peripheral_Access_Layer */
mbed_official 146:f64d43ff0c18 14097
mbed_official 146:f64d43ff0c18 14098
mbed_official 146:f64d43ff0c18 14099 /*
mbed_official 146:f64d43ff0c18 14100 ** End of section using anonymous unions
mbed_official 146:f64d43ff0c18 14101 */
mbed_official 146:f64d43ff0c18 14102
mbed_official 146:f64d43ff0c18 14103 #if defined(__ARMCC_VERSION)
mbed_official 146:f64d43ff0c18 14104 #pragma pop
mbed_official 146:f64d43ff0c18 14105 #elif defined(__CWCC__)
mbed_official 146:f64d43ff0c18 14106 #pragma pop
mbed_official 146:f64d43ff0c18 14107 #elif defined(__GNUC__)
mbed_official 146:f64d43ff0c18 14108 /* leave anonymous unions enabled */
mbed_official 146:f64d43ff0c18 14109 #elif defined(__IAR_SYSTEMS_ICC__)
mbed_official 146:f64d43ff0c18 14110 #pragma language=default
mbed_official 146:f64d43ff0c18 14111 #else
mbed_official 146:f64d43ff0c18 14112 #error Not supported compiler type
mbed_official 146:f64d43ff0c18 14113 #endif
mbed_official 146:f64d43ff0c18 14114
mbed_official 146:f64d43ff0c18 14115 /*!
mbed_official 146:f64d43ff0c18 14116 * @}
mbed_official 146:f64d43ff0c18 14117 */ /* end of group Peripheral_access_layer */
mbed_official 146:f64d43ff0c18 14118
mbed_official 146:f64d43ff0c18 14119
mbed_official 146:f64d43ff0c18 14120 /* ----------------------------------------------------------------------------
mbed_official 146:f64d43ff0c18 14121 -- Backward Compatibility
mbed_official 146:f64d43ff0c18 14122 ---------------------------------------------------------------------------- */
mbed_official 146:f64d43ff0c18 14123
mbed_official 146:f64d43ff0c18 14124 /*!
mbed_official 146:f64d43ff0c18 14125 * @addtogroup Backward_Compatibility_Symbols Backward Compatibility
mbed_official 146:f64d43ff0c18 14126 * @{
mbed_official 146:f64d43ff0c18 14127 */
mbed_official 146:f64d43ff0c18 14128
mbed_official 324:406fd2029f23 14129 #define DMA_EARS_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14130 #define DMA_EARS This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14131 #define DMA_EARS_EDREQ_0_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14132 #define DMA_EARS_EDREQ_0_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14133 #define DMA_EARS_EDREQ_1_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14134 #define DMA_EARS_EDREQ_1_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14135 #define DMA_EARS_EDREQ_2_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14136 #define DMA_EARS_EDREQ_2_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14137 #define DMA_EARS_EDREQ_3_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14138 #define DMA_EARS_EDREQ_3_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14139 #define DMA_EARS_EDREQ_4_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14140 #define DMA_EARS_EDREQ_4_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14141 #define DMA_EARS_EDREQ_5_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14142 #define DMA_EARS_EDREQ_5_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14143 #define DMA_EARS_EDREQ_6_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14144 #define DMA_EARS_EDREQ_6_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14145 #define DMA_EARS_EDREQ_7_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14146 #define DMA_EARS_EDREQ_7_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14147 #define DMA_EARS_EDREQ_8_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14148 #define DMA_EARS_EDREQ_8_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14149 #define DMA_EARS_EDREQ_9_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14150 #define DMA_EARS_EDREQ_9_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14151 #define DMA_EARS_EDREQ_10_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14152 #define DMA_EARS_EDREQ_10_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14153 #define DMA_EARS_EDREQ_11_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14154 #define DMA_EARS_EDREQ_11_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14155 #define DMA_EARS_EDREQ_12_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14156 #define DMA_EARS_EDREQ_12_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14157 #define DMA_EARS_EDREQ_13_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14158 #define DMA_EARS_EDREQ_13_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14159 #define DMA_EARS_EDREQ_14_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14160 #define DMA_EARS_EDREQ_14_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14161 #define DMA_EARS_EDREQ_15_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14162 #define DMA_EARS_EDREQ_15_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14163 #define ENET_RMON_T_DROP_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14164 #define ENET_IEEE_T_DROP_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14165 #define ENET_IEEE_T_SQE_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14166 #define ENET_RMON_R_RESVD_0_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14167 #define ENET_RMON_R_DROP_REG(base) ENET_IEEE_R_DROP_REG(base)
mbed_official 324:406fd2029f23 14168 #define ENET_RMON_R_FRAME_OK_REG(base) ENET_IEEE_R_FRAME_OK_REG(base)
mbed_official 324:406fd2029f23 14169 #define ENET_RMON_T_DROP This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14170 #define ENET_IEEE_T_DROP This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14171 #define ENET_IEEE_T_SQE This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14172 #define ENET_RMON_R_RESVD_0 This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14173 #define MCG_C9_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14174 #define MCG_C2_EREFS0_MASK MCG_C2_EREFS_MASK
mbed_official 324:406fd2029f23 14175 #define MCG_C2_EREFS0_SHIFT MCG_C2_EREFS_SHIFT
mbed_official 324:406fd2029f23 14176 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK
mbed_official 324:406fd2029f23 14177 #define MCG_C2_HGO0_SHIFT MCG_C2_HGO_SHIFT
mbed_official 324:406fd2029f23 14178 #define MCG_C2_RANGE0_MASK MCG_C2_RANGE_MASK
mbed_official 324:406fd2029f23 14179 #define MCG_C2_RANGE0_SHIFT MCG_C2_RANGE_SHIFT
mbed_official 324:406fd2029f23 14180 #define MCG_C2_RANGE0(x) MCG_C2_RANGE(x)
mbed_official 324:406fd2029f23 14181 #define MCG_C9 This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14182 #define MCM_PLACR_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14183 #define MCM_PLACR_ARB_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14184 #define MCM_PLACR_ARB_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14185 #define MCM_PLACR This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14186 #define ADC_BASES ADC_BASE_PTRS
mbed_official 324:406fd2029f23 14187 #define AIPS_BASES AIPS_BASE_PTRS
mbed_official 324:406fd2029f23 14188 #define AXBS_BASES AXBS_BASE_PTRS
mbed_official 324:406fd2029f23 14189 #define CAN_BASES CAN_BASE_PTRS
mbed_official 324:406fd2029f23 14190 #define CAU_BASES CAU_BASE_PTRS
mbed_official 324:406fd2029f23 14191 #define CMP_BASES CMP_BASE_PTRS
mbed_official 324:406fd2029f23 14192 #define CMT_BASES CMT_BASE_PTRS
mbed_official 324:406fd2029f23 14193 #define CRC_BASES CRC_BASE_PTRS
mbed_official 324:406fd2029f23 14194 #define DAC_BASES DAC_BASE_PTRS
mbed_official 324:406fd2029f23 14195 #define DMA_BASES DMA_BASE_PTRS
mbed_official 324:406fd2029f23 14196 #define DMAMUX_BASES DMAMUX_BASE_PTRS
mbed_official 324:406fd2029f23 14197 #define ENET_BASES ENET_BASE_PTRS
mbed_official 324:406fd2029f23 14198 #define EWM_BASES EWM_BASE_PTRS
mbed_official 324:406fd2029f23 14199 #define FB_BASES FB_BASE_PTRS
mbed_official 324:406fd2029f23 14200 #define FMC_BASES FMC_BASE_PTRS
mbed_official 324:406fd2029f23 14201 #define FTFE_BASES FTFE_BASE_PTRS
mbed_official 324:406fd2029f23 14202 #define FTM_BASES FTM_BASE_PTRS
mbed_official 324:406fd2029f23 14203 #define GPIO_BASES GPIO_BASE_PTRS
mbed_official 324:406fd2029f23 14204 #define I2C_BASES I2C_BASE_PTRS
mbed_official 324:406fd2029f23 14205 #define I2S_BASES I2S_BASE_PTRS
mbed_official 324:406fd2029f23 14206 #define LLWU_BASES LLWU_BASE_PTRS
mbed_official 324:406fd2029f23 14207 #define LPTMR_BASES LPTMR_BASE_PTRS
mbed_official 324:406fd2029f23 14208 #define MCG_BASES MCG_BASE_PTRS
mbed_official 324:406fd2029f23 14209 #define MCM_ISR_REG(base) MCM_ISCR_REG(base)
mbed_official 324:406fd2029f23 14210 #define MCM_ISR_FIOC_MASK MCM_ISCR_FIOC_MASK
mbed_official 324:406fd2029f23 14211 #define MCM_ISR_FIOC_SHIFT MCM_ISCR_FIOC_SHIFT
mbed_official 324:406fd2029f23 14212 #define MCM_ISR_FDZC_MASK MCM_ISCR_FDZC_MASK
mbed_official 324:406fd2029f23 14213 #define MCM_ISR_FDZC_SHIFT MCM_ISCR_FDZC_SHIFT
mbed_official 324:406fd2029f23 14214 #define MCM_ISR_FOFC_MASK MCM_ISCR_FOFC_MASK
mbed_official 324:406fd2029f23 14215 #define MCM_ISR_FOFC_SHIFT MCM_ISCR_FOFC_SHIFT
mbed_official 324:406fd2029f23 14216 #define MCM_ISR_FUFC_MASK MCM_ISCR_FUFC_MASK
mbed_official 324:406fd2029f23 14217 #define MCM_ISR_FUFC_SHIFT MCM_ISCR_FUFC_SHIFT
mbed_official 324:406fd2029f23 14218 #define MCM_ISR_FIXC_MASK MCM_ISCR_FIXC_MASK
mbed_official 324:406fd2029f23 14219 #define MCM_ISR_FIXC_SHIFT MCM_ISCR_FIXC_SHIFT
mbed_official 324:406fd2029f23 14220 #define MCM_ISR_FIDC_MASK MCM_ISCR_FIDC_MASK
mbed_official 324:406fd2029f23 14221 #define MCM_ISR_FIDC_SHIFT MCM_ISCR_FIDC_SHIFT
mbed_official 324:406fd2029f23 14222 #define MCM_ISR_FIOCE_MASK MCM_ISCR_FIOCE_MASK
mbed_official 324:406fd2029f23 14223 #define MCM_ISR_FIOCE_SHIFT MCM_ISCR_FIOCE_SHIFT
mbed_official 324:406fd2029f23 14224 #define MCM_ISR_FDZCE_MASK MCM_ISCR_FDZCE_MASK
mbed_official 324:406fd2029f23 14225 #define MCM_ISR_FDZCE_SHIFT MCM_ISCR_FDZCE_SHIFT
mbed_official 324:406fd2029f23 14226 #define MCM_ISR_FOFCE_MASK MCM_ISCR_FOFCE_MASK
mbed_official 324:406fd2029f23 14227 #define MCM_ISR_FOFCE_SHIFT MCM_ISCR_FOFCE_SHIFT
mbed_official 324:406fd2029f23 14228 #define MCM_ISR_FUFCE_MASK MCM_ISCR_FUFCE_MASK
mbed_official 324:406fd2029f23 14229 #define MCM_ISR_FUFCE_SHIFT MCM_ISCR_FUFCE_SHIFT
mbed_official 324:406fd2029f23 14230 #define MCM_ISR_FIXCE_MASK MCM_ISCR_FIXCE_MASK
mbed_official 324:406fd2029f23 14231 #define MCM_ISR_FIXCE_SHIFT MCM_ISCR_FIXCE_SHIFT
mbed_official 324:406fd2029f23 14232 #define MCM_ISR_FIDCE_MASK MCM_ISCR_FIDCE_MASK
mbed_official 324:406fd2029f23 14233 #define MCM_ISR_FIDCE_SHIFT MCM_ISCR_FIDCE_SHIFT
mbed_official 324:406fd2029f23 14234 #define MCM_BASES MCM_BASE_PTRS
mbed_official 324:406fd2029f23 14235 #define MPU_BASES MPU_BASE_PTRS
mbed_official 324:406fd2029f23 14236 #define NV_BASES NV_BASE_PTRS
mbed_official 324:406fd2029f23 14237 #define OSC_BASES OSC_BASE_PTRS
mbed_official 324:406fd2029f23 14238 #define PDB_BASES PDB_BASE_PTRS
mbed_official 324:406fd2029f23 14239 #define PIT_BASES PIT_BASE_PTRS
mbed_official 324:406fd2029f23 14240 #define PMC_BASES PMC_BASE_PTRS
mbed_official 324:406fd2029f23 14241 #define PORT_BASES PORT_BASE_PTRS
mbed_official 324:406fd2029f23 14242 #define RCM_BASES RCM_BASE_PTRS
mbed_official 324:406fd2029f23 14243 #define RFSYS_BASES RFSYS_BASE_PTRS
mbed_official 324:406fd2029f23 14244 #define RFVBAT_BASES RFVBAT_BASE_PTRS
mbed_official 324:406fd2029f23 14245 #define RNG_BASES RNG_BASE_PTRS
mbed_official 324:406fd2029f23 14246 #define RTC_BASES RTC_BASE_PTRS
mbed_official 324:406fd2029f23 14247 #define SDHC_BASES SDHC_BASE_PTRS
mbed_official 324:406fd2029f23 14248 #define SIM_BASES SIM_BASE_PTRS
mbed_official 324:406fd2029f23 14249 #define SMC_BASES SMC_BASE_PTRS
mbed_official 324:406fd2029f23 14250 #define SPI_BASES SPI_BASE_PTRS
mbed_official 324:406fd2029f23 14251 #define UART_WP7816_T_TYPE0_REG(base) UART_WP7816T0_REG(base)
mbed_official 324:406fd2029f23 14252 #define UART_WP7816_T_TYPE1_REG(base) UART_WP7816T1_REG(base)
mbed_official 324:406fd2029f23 14253 #define UART_WP7816_T_TYPE0_WI_MASK UART_WP7816T0_WI_MASK
mbed_official 324:406fd2029f23 14254 #define UART_WP7816_T_TYPE0_WI_SHIFT UART_WP7816T0_WI_SHIFT
mbed_official 324:406fd2029f23 14255 #define UART_WP7816_T_TYPE0_WI(x) UART_WP7816T0_WI(x)
mbed_official 324:406fd2029f23 14256 #define UART_WP7816_T_TYPE1_BWI_MASK UART_WP7816T1_BWI_MASK
mbed_official 324:406fd2029f23 14257 #define UART_WP7816_T_TYPE1_BWI_SHIFT UART_WP7816T1_BWI_SHIFT
mbed_official 324:406fd2029f23 14258 #define UART_WP7816_T_TYPE1_BWI(x) UART_WP7816T1_BWI(x)
mbed_official 324:406fd2029f23 14259 #define UART_WP7816_T_TYPE1_CWI_MASK UART_WP7816T1_CWI_MASK
mbed_official 324:406fd2029f23 14260 #define UART_WP7816_T_TYPE1_CWI_SHIFT UART_WP7816T1_CWI_SHIFT
mbed_official 324:406fd2029f23 14261 #define UART_WP7816_T_TYPE1_CWI(x) UART_WP7816T1_CWI(x)
mbed_official 324:406fd2029f23 14262 #define UART_BASES UART_BASE_PTRS
mbed_official 324:406fd2029f23 14263 #define USB_BASES USB_BASE_PTRS
mbed_official 324:406fd2029f23 14264 #define USBDCD_BASES USBDCD_BASE_PTRS
mbed_official 324:406fd2029f23 14265 #define VREF_BASES VREF_BASE_PTRS
mbed_official 324:406fd2029f23 14266 #define WDOG_BASES WDOG_BASE_PTRS
mbed_official 324:406fd2029f23 14267 #define DMA_EARS_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14268 #define DMA_EARS This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14269 #define DMA_EARS_EDREQ_0_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14270 #define DMA_EARS_EDREQ_0_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14271 #define DMA_EARS_EDREQ_1_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14272 #define DMA_EARS_EDREQ_1_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14273 #define DMA_EARS_EDREQ_2_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14274 #define DMA_EARS_EDREQ_2_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14275 #define DMA_EARS_EDREQ_3_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14276 #define DMA_EARS_EDREQ_3_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14277 #define DMA_EARS_EDREQ_4_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14278 #define DMA_EARS_EDREQ_4_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14279 #define DMA_EARS_EDREQ_5_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14280 #define DMA_EARS_EDREQ_5_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14281 #define DMA_EARS_EDREQ_6_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14282 #define DMA_EARS_EDREQ_6_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14283 #define DMA_EARS_EDREQ_7_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14284 #define DMA_EARS_EDREQ_7_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14285 #define DMA_EARS_EDREQ_8_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14286 #define DMA_EARS_EDREQ_8_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14287 #define DMA_EARS_EDREQ_9_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14288 #define DMA_EARS_EDREQ_9_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14289 #define DMA_EARS_EDREQ_10_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14290 #define DMA_EARS_EDREQ_10_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14291 #define DMA_EARS_EDREQ_11_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14292 #define DMA_EARS_EDREQ_11_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14293 #define DMA_EARS_EDREQ_12_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14294 #define DMA_EARS_EDREQ_12_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14295 #define DMA_EARS_EDREQ_13_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14296 #define DMA_EARS_EDREQ_13_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14297 #define DMA_EARS_EDREQ_14_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14298 #define DMA_EARS_EDREQ_14_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14299 #define DMA_EARS_EDREQ_15_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14300 #define DMA_EARS_EDREQ_15_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14301 #define ENET_RMON_T_DROP_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14302 #define ENET_IEEE_T_DROP_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14303 #define ENET_IEEE_T_SQE_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14304 #define ENET_RMON_R_RESVD_0_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14305 #define ENET_RMON_R_DROP_REG(base) ENET_IEEE_R_DROP_REG(base)
mbed_official 324:406fd2029f23 14306 #define ENET_RMON_R_FRAME_OK_REG(base) ENET_IEEE_R_FRAME_OK_REG(base)
mbed_official 324:406fd2029f23 14307 #define ENET_RMON_T_DROP This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14308 #define ENET_IEEE_T_DROP This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14309 #define ENET_IEEE_T_SQE This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14310 #define ENET_RMON_R_RESVD_0 This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14311 #define MCG_C9_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14312 #define MCG_C2_EREFS0_MASK MCG_C2_EREFS_MASK
mbed_official 324:406fd2029f23 14313 #define MCG_C2_EREFS0_SHIFT MCG_C2_EREFS_SHIFT
mbed_official 324:406fd2029f23 14314 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK
mbed_official 324:406fd2029f23 14315 #define MCG_C2_HGO0_SHIFT MCG_C2_HGO_SHIFT
mbed_official 324:406fd2029f23 14316 #define MCG_C2_RANGE0_MASK MCG_C2_RANGE_MASK
mbed_official 324:406fd2029f23 14317 #define MCG_C2_RANGE0_SHIFT MCG_C2_RANGE_SHIFT
mbed_official 324:406fd2029f23 14318 #define MCG_C2_RANGE0(x) MCG_C2_RANGE(x)
mbed_official 324:406fd2029f23 14319 #define MCG_C9 This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14320 #define MCM_PLACR_REG(base) This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14321 #define MCM_PLACR_ARB_MASK This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14322 #define MCM_PLACR_ARB_SHIFT This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14323 #define MCM_PLACR This_symbol_has_been_deprecated
mbed_official 324:406fd2029f23 14324 #define ADC_BASES ADC_BASE_PTRS
mbed_official 324:406fd2029f23 14325 #define AIPS_BASES AIPS_BASE_PTRS
mbed_official 324:406fd2029f23 14326 #define AXBS_BASES AXBS_BASE_PTRS
mbed_official 324:406fd2029f23 14327 #define CAN_BASES CAN_BASE_PTRS
mbed_official 324:406fd2029f23 14328 #define CAU_BASES CAU_BASE_PTRS
mbed_official 324:406fd2029f23 14329 #define CMP_BASES CMP_BASE_PTRS
mbed_official 324:406fd2029f23 14330 #define CMT_BASES CMT_BASE_PTRS
mbed_official 324:406fd2029f23 14331 #define CRC_BASES CRC_BASE_PTRS
mbed_official 324:406fd2029f23 14332 #define DAC_BASES DAC_BASE_PTRS
mbed_official 324:406fd2029f23 14333 #define DMA_BASES DMA_BASE_PTRS
mbed_official 324:406fd2029f23 14334 #define DMAMUX_BASES DMAMUX_BASE_PTRS
mbed_official 324:406fd2029f23 14335 #define ENET_BASES ENET_BASE_PTRS
mbed_official 324:406fd2029f23 14336 #define EWM_BASES EWM_BASE_PTRS
mbed_official 324:406fd2029f23 14337 #define FB_BASES FB_BASE_PTRS
mbed_official 324:406fd2029f23 14338 #define FMC_BASES FMC_BASE_PTRS
mbed_official 324:406fd2029f23 14339 #define FTFE_BASES FTFE_BASE_PTRS
mbed_official 324:406fd2029f23 14340 #define FTM_BASES FTM_BASE_PTRS
mbed_official 324:406fd2029f23 14341 #define GPIO_BASES GPIO_BASE_PTRS
mbed_official 324:406fd2029f23 14342 #define I2C_BASES I2C_BASE_PTRS
mbed_official 324:406fd2029f23 14343 #define I2S_BASES I2S_BASE_PTRS
mbed_official 324:406fd2029f23 14344 #define LLWU_BASES LLWU_BASE_PTRS
mbed_official 324:406fd2029f23 14345 #define LPTMR_BASES LPTMR_BASE_PTRS
mbed_official 324:406fd2029f23 14346 #define MCG_BASES MCG_BASE_PTRS
mbed_official 324:406fd2029f23 14347 #define MCM_ISR_REG(base) MCM_ISCR_REG(base)
mbed_official 324:406fd2029f23 14348 #define MCM_ISR_FIOC_MASK MCM_ISCR_FIOC_MASK
mbed_official 324:406fd2029f23 14349 #define MCM_ISR_FIOC_SHIFT MCM_ISCR_FIOC_SHIFT
mbed_official 324:406fd2029f23 14350 #define MCM_ISR_FDZC_MASK MCM_ISCR_FDZC_MASK
mbed_official 324:406fd2029f23 14351 #define MCM_ISR_FDZC_SHIFT MCM_ISCR_FDZC_SHIFT
mbed_official 324:406fd2029f23 14352 #define MCM_ISR_FOFC_MASK MCM_ISCR_FOFC_MASK
mbed_official 324:406fd2029f23 14353 #define MCM_ISR_FOFC_SHIFT MCM_ISCR_FOFC_SHIFT
mbed_official 324:406fd2029f23 14354 #define MCM_ISR_FUFC_MASK MCM_ISCR_FUFC_MASK
mbed_official 324:406fd2029f23 14355 #define MCM_ISR_FUFC_SHIFT MCM_ISCR_FUFC_SHIFT
mbed_official 324:406fd2029f23 14356 #define MCM_ISR_FIXC_MASK MCM_ISCR_FIXC_MASK
mbed_official 324:406fd2029f23 14357 #define MCM_ISR_FIXC_SHIFT MCM_ISCR_FIXC_SHIFT
mbed_official 324:406fd2029f23 14358 #define MCM_ISR_FIDC_MASK MCM_ISCR_FIDC_MASK
mbed_official 324:406fd2029f23 14359 #define MCM_ISR_FIDC_SHIFT MCM_ISCR_FIDC_SHIFT
mbed_official 324:406fd2029f23 14360 #define MCM_ISR_FIOCE_MASK MCM_ISCR_FIOCE_MASK
mbed_official 324:406fd2029f23 14361 #define MCM_ISR_FIOCE_SHIFT MCM_ISCR_FIOCE_SHIFT
mbed_official 324:406fd2029f23 14362 #define MCM_ISR_FDZCE_MASK MCM_ISCR_FDZCE_MASK
mbed_official 324:406fd2029f23 14363 #define MCM_ISR_FDZCE_SHIFT MCM_ISCR_FDZCE_SHIFT
mbed_official 324:406fd2029f23 14364 #define MCM_ISR_FOFCE_MASK MCM_ISCR_FOFCE_MASK
mbed_official 324:406fd2029f23 14365 #define MCM_ISR_FOFCE_SHIFT MCM_ISCR_FOFCE_SHIFT
mbed_official 324:406fd2029f23 14366 #define MCM_ISR_FUFCE_MASK MCM_ISCR_FUFCE_MASK
mbed_official 324:406fd2029f23 14367 #define MCM_ISR_FUFCE_SHIFT MCM_ISCR_FUFCE_SHIFT
mbed_official 324:406fd2029f23 14368 #define MCM_ISR_FIXCE_MASK MCM_ISCR_FIXCE_MASK
mbed_official 324:406fd2029f23 14369 #define MCM_ISR_FIXCE_SHIFT MCM_ISCR_FIXCE_SHIFT
mbed_official 324:406fd2029f23 14370 #define MCM_ISR_FIDCE_MASK MCM_ISCR_FIDCE_MASK
mbed_official 324:406fd2029f23 14371 #define MCM_ISR_FIDCE_SHIFT MCM_ISCR_FIDCE_SHIFT
mbed_official 324:406fd2029f23 14372 #define MCM_BASES MCM_BASE_PTRS
mbed_official 324:406fd2029f23 14373 #define MPU_BASES MPU_BASE_PTRS
mbed_official 324:406fd2029f23 14374 #define NV_BASES NV_BASE_PTRS
mbed_official 324:406fd2029f23 14375 #define OSC_BASES OSC_BASE_PTRS
mbed_official 324:406fd2029f23 14376 #define PDB_BASES PDB_BASE_PTRS
mbed_official 324:406fd2029f23 14377 #define PIT_BASES PIT_BASE_PTRS
mbed_official 324:406fd2029f23 14378 #define PMC_BASES PMC_BASE_PTRS
mbed_official 324:406fd2029f23 14379 #define PORT_BASES PORT_BASE_PTRS
mbed_official 324:406fd2029f23 14380 #define RCM_BASES RCM_BASE_PTRS
mbed_official 324:406fd2029f23 14381 #define RFSYS_BASES RFSYS_BASE_PTRS
mbed_official 324:406fd2029f23 14382 #define RFVBAT_BASES RFVBAT_BASE_PTRS
mbed_official 324:406fd2029f23 14383 #define RNG_BASES RNG_BASE_PTRS
mbed_official 324:406fd2029f23 14384 #define RTC_BASES RTC_BASE_PTRS
mbed_official 324:406fd2029f23 14385 #define SDHC_BASES SDHC_BASE_PTRS
mbed_official 324:406fd2029f23 14386 #define SIM_BASES SIM_BASE_PTRS
mbed_official 324:406fd2029f23 14387 #define SMC_BASES SMC_BASE_PTRS
mbed_official 324:406fd2029f23 14388 #define SPI_BASES SPI_BASE_PTRS
mbed_official 324:406fd2029f23 14389 #define UART_WP7816_T_TYPE0_REG(base) UART_WP7816T0_REG(base)
mbed_official 324:406fd2029f23 14390 #define UART_WP7816_T_TYPE1_REG(base) UART_WP7816T1_REG(base)
mbed_official 324:406fd2029f23 14391 #define UART_WP7816_T_TYPE0_WI_MASK UART_WP7816T0_WI_MASK
mbed_official 324:406fd2029f23 14392 #define UART_WP7816_T_TYPE0_WI_SHIFT UART_WP7816T0_WI_SHIFT
mbed_official 324:406fd2029f23 14393 #define UART_WP7816_T_TYPE0_WI(x) UART_WP7816T0_WI(x)
mbed_official 324:406fd2029f23 14394 #define UART_WP7816_T_TYPE1_BWI_MASK UART_WP7816T1_BWI_MASK
mbed_official 324:406fd2029f23 14395 #define UART_WP7816_T_TYPE1_BWI_SHIFT UART_WP7816T1_BWI_SHIFT
mbed_official 324:406fd2029f23 14396 #define UART_WP7816_T_TYPE1_BWI(x) UART_WP7816T1_BWI(x)
mbed_official 324:406fd2029f23 14397 #define UART_WP7816_T_TYPE1_CWI_MASK UART_WP7816T1_CWI_MASK
mbed_official 324:406fd2029f23 14398 #define UART_WP7816_T_TYPE1_CWI_SHIFT UART_WP7816T1_CWI_SHIFT
mbed_official 324:406fd2029f23 14399 #define UART_WP7816_T_TYPE1_CWI(x) UART_WP7816T1_CWI(x)
mbed_official 324:406fd2029f23 14400 #define UART_BASES UART_BASE_PTRS
mbed_official 324:406fd2029f23 14401 #define USB_BASES USB_BASE_PTRS
mbed_official 324:406fd2029f23 14402 #define USBDCD_BASES USBDCD_BASE_PTRS
mbed_official 324:406fd2029f23 14403 #define VREF_BASES VREF_BASE_PTRS
mbed_official 324:406fd2029f23 14404 #define WDOG_BASES WDOG_BASE_PTRS
mbed_official 146:f64d43ff0c18 14405
mbed_official 146:f64d43ff0c18 14406 /*!
mbed_official 146:f64d43ff0c18 14407 * @}
mbed_official 146:f64d43ff0c18 14408 */ /* end of group Backward_Compatibility_Symbols */
mbed_official 146:f64d43ff0c18 14409
mbed_official 146:f64d43ff0c18 14410
mbed_official 324:406fd2029f23 14411 #else /* #if !defined(MK64F12_H_) */
mbed_official 146:f64d43ff0c18 14412 /* There is already included the same memory map. Check if it is compatible (has the same major version) */
mbed_official 146:f64d43ff0c18 14413 #if (MCU_MEM_MAP_VERSION != 0x0200u)
mbed_official 146:f64d43ff0c18 14414 #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))
mbed_official 146:f64d43ff0c18 14415 #warning There are included two not compatible versions of memory maps. Please check possible differences.
mbed_official 146:f64d43ff0c18 14416 #endif /* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */
mbed_official 146:f64d43ff0c18 14417 #endif /* (MCU_MEM_MAP_VERSION != 0x0200u) */
mbed_official 146:f64d43ff0c18 14418 #endif /* #if !defined(MK64F12_H_) */
mbed_official 324:406fd2029f23 14419
mbed_official 146:f64d43ff0c18 14420 /* MK64F12.h, eof. */