mbed library sources. Supersedes mbed-src.
Dependents: Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more
Diff: targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F437xG/TARGET_UBLOX_C030/system_stm32f4xx.c
- Revision:
- 163:74e0ce7f98e8
- Parent:
- 162:e13f6fdb2ac4
- Child:
- 167:e84263d55307
--- a/targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F437xG/TARGET_UBLOX_C030/system_stm32f4xx.c Wed Apr 12 16:21:43 2017 +0100 +++ b/targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F437xG/TARGET_UBLOX_C030/system_stm32f4xx.c Fri Apr 28 14:04:18 2017 +0100 @@ -21,20 +21,20 @@ * during program execution. * * This file configures the system clock as follows: - *-------------------------------------------------------------------------------------- - * System clock source | PLL_HSE_XTAL | PLL_HSE_XTAL - * | (external 8 MHz clock) | (external 8 MHz clock) - *-------------------------------------------------------------------------------------- - * SYSCLK(MHz) | 168 | 84 - *-------------------------------------------------------------------------------------- - * AHBCLK (MHz) | 168 | 84 - *-------------------------------------------------------------------------------------- - * APB1CLK (MHz) | 42 | 42 - *-------------------------------------------------------------------------------------- - * APB2CLK (MHz) | 84 | 84 - *-------------------------------------------------------------------------------------- - * USB capable (48 MHz precise clock) | YES | YES - *-------------------------------------------------------------------------------------- + *---------------------------------------------------------------------------------------------------------------------------------------- + * System clock source | PLL_HSE_XTAL | PLL_HSE_XTAL | PLL_HSE_XTAL | PLL_HSE_XTAL + * | (external 8 MHz clock) | (external 8 MHz clock) | (external 12 MHz clock)| (external 12 MHz clock) + *---------------------------------------------------------------------------------------------------------------------------------------- + * SYSCLK(MHz) | 168 | 84 | 168 | 84 + *---------------------------------------------------------------------------------------------------------------------------------------- + * AHBCLK (MHz) | 168 | 84 | 168 | 84 + *---------------------------------------------------------------------------------------------------------------------------------------- + * APB1CLK (MHz) | 42 | 42 | 42 | 42 + *---------------------------------------------------------------------------------------------------------------------------------------- + * APB2CLK (MHz) | 84 | 84 | 84 | 84 + *---------------------------------------------------------------------------------------------------------------------------------------- + * USB capable (48 MHz precise clock) | YES | YES | YES | YES + *---------------------------------------------------------------------------------------------------------------------------------------- ****************************************************************************** * @attention * @@ -136,8 +136,8 @@ */ /* Select the SYSCLOCK to start with (0=OFF, 1=ON) */ -#define USE_SYSCLOCK_168 (1) /* Use external 8MHz xtal and sets SYSCLK to 168MHz */ -#define USE_SYSCLOCK_84 (0) /* Use external 8MHz xtal and sets SYSCLK to 84MHz */ +#define USE_SYSCLOCK_168 (1) /* Use external 8MHz or 12 MHz xtal and sets SYSCLK to 168MHz */ +#define USE_SYSCLOCK_84 (0) /* Use external 8MHz or 12 MHz xtal and sets SYSCLK to 84MHz */ /** * @} @@ -801,7 +801,11 @@ RCC_OscInitStruct.HSEState = RCC_HSE_ON; RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; +#ifdef USE_DEBUG_8MHz_XTAL RCC_OscInitStruct.PLL.PLLM = 8; +#else + RCC_OscInitStruct.PLL.PLLM = 12; +#endif RCC_OscInitStruct.PLL.PLLN = 336; RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2; RCC_OscInitStruct.PLL.PLLQ = 7; @@ -838,7 +842,11 @@ RCC_OscInitStruct.HSEState = RCC_HSE_ON; RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; +#ifdef USE_DEBUG_8MHz_XTAL RCC_OscInitStruct.PLL.PLLM = 8; +#else + RCC_OscInitStruct.PLL.PLLM = 12; +#endif RCC_OscInitStruct.PLL.PLLN = 336; RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4; RCC_OscInitStruct.PLL.PLLQ = 7; @@ -869,4 +877,4 @@ /** * @} */ -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ \ No newline at end of file