mbed library sources. Supersedes mbed-src.
Dependents: Nucleo_Hello_Encoder BLE_iBeaconScan AM1805_DEMO DISCO-F429ZI_ExportTemplate1 ... more
targets/TARGET_Freescale/TARGET_MCUXpresso_MCUS/TARGET_KW41Z/device/TOOLCHAIN_ARM_STD/MKW41Z512xxx4.sct@163:74e0ce7f98e8, 2017-04-28 (annotated)
- Committer:
- Anna Bridge
- Date:
- Fri Apr 28 14:04:18 2017 +0100
- Revision:
- 163:74e0ce7f98e8
- Parent:
- 154:37f96f9d4de2
- Child:
- 187:0387e8f68319
This updates the lib to the mbed lib v141
Who changed what in which revision?
User | Revision | Line number | New contents of line |
---|---|---|---|
<> | 154:37f96f9d4de2 | 1 | #! armcc -E |
<> | 154:37f96f9d4de2 | 2 | /* |
<> | 154:37f96f9d4de2 | 3 | ** ################################################################### |
<> | 154:37f96f9d4de2 | 4 | ** Processor: MKW41Z512VHT4 |
<> | 154:37f96f9d4de2 | 5 | ** Compiler: Keil ARM C/C++ Compiler |
<> | 154:37f96f9d4de2 | 6 | ** Reference manual: MKW41Z512RM Rev. 0.1, 04/2016 |
<> | 154:37f96f9d4de2 | 7 | ** Version: rev. 1.0, 2015-09-23 |
<> | 154:37f96f9d4de2 | 8 | ** Build: b160720 |
<> | 154:37f96f9d4de2 | 9 | ** |
<> | 154:37f96f9d4de2 | 10 | ** Abstract: |
<> | 154:37f96f9d4de2 | 11 | ** Linker file for the Keil ARM C/C++ Compiler |
<> | 154:37f96f9d4de2 | 12 | ** |
<> | 154:37f96f9d4de2 | 13 | ** Copyright (c) 2016 Freescale Semiconductor, Inc. |
<> | 154:37f96f9d4de2 | 14 | ** All rights reserved. |
<> | 154:37f96f9d4de2 | 15 | ** |
<> | 154:37f96f9d4de2 | 16 | ** Redistribution and use in source and binary forms, with or without modification, |
<> | 154:37f96f9d4de2 | 17 | ** are permitted provided that the following conditions are met: |
<> | 154:37f96f9d4de2 | 18 | ** |
<> | 154:37f96f9d4de2 | 19 | ** o Redistributions of source code must retain the above copyright notice, this list |
<> | 154:37f96f9d4de2 | 20 | ** of conditions and the following disclaimer. |
<> | 154:37f96f9d4de2 | 21 | ** |
<> | 154:37f96f9d4de2 | 22 | ** o Redistributions in binary form must reproduce the above copyright notice, this |
<> | 154:37f96f9d4de2 | 23 | ** list of conditions and the following disclaimer in the documentation and/or |
<> | 154:37f96f9d4de2 | 24 | ** other materials provided with the distribution. |
<> | 154:37f96f9d4de2 | 25 | ** |
<> | 154:37f96f9d4de2 | 26 | ** o Neither the name of Freescale Semiconductor, Inc. nor the names of its |
<> | 154:37f96f9d4de2 | 27 | ** contributors may be used to endorse or promote products derived from this |
<> | 154:37f96f9d4de2 | 28 | ** software without specific prior written permission. |
<> | 154:37f96f9d4de2 | 29 | ** |
<> | 154:37f96f9d4de2 | 30 | ** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND |
<> | 154:37f96f9d4de2 | 31 | ** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED |
<> | 154:37f96f9d4de2 | 32 | ** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
<> | 154:37f96f9d4de2 | 33 | ** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR |
<> | 154:37f96f9d4de2 | 34 | ** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES |
<> | 154:37f96f9d4de2 | 35 | ** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; |
<> | 154:37f96f9d4de2 | 36 | ** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON |
<> | 154:37f96f9d4de2 | 37 | ** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
<> | 154:37f96f9d4de2 | 38 | ** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS |
<> | 154:37f96f9d4de2 | 39 | ** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
<> | 154:37f96f9d4de2 | 40 | ** |
<> | 154:37f96f9d4de2 | 41 | ** http: www.freescale.com |
<> | 154:37f96f9d4de2 | 42 | ** mail: support@freescale.com |
<> | 154:37f96f9d4de2 | 43 | ** |
<> | 154:37f96f9d4de2 | 44 | ** ################################################################### |
<> | 154:37f96f9d4de2 | 45 | */ |
<> | 154:37f96f9d4de2 | 46 | #define __ram_vector_table__ 1 |
<> | 154:37f96f9d4de2 | 47 | |
<> | 154:37f96f9d4de2 | 48 | #if (defined(__ram_vector_table__)) |
<> | 154:37f96f9d4de2 | 49 | #define __ram_vector_table_size__ 0x00000200 |
<> | 154:37f96f9d4de2 | 50 | #else |
<> | 154:37f96f9d4de2 | 51 | #define __ram_vector_table_size__ 0x00000000 |
<> | 154:37f96f9d4de2 | 52 | #endif |
<> | 154:37f96f9d4de2 | 53 | |
<> | 154:37f96f9d4de2 | 54 | #define m_interrupts_start 0x00000000 |
<> | 154:37f96f9d4de2 | 55 | #define m_interrupts_size 0x00000200 |
<> | 154:37f96f9d4de2 | 56 | |
<> | 154:37f96f9d4de2 | 57 | #define m_flash_config_start 0x00000400 |
<> | 154:37f96f9d4de2 | 58 | #define m_flash_config_size 0x00000010 |
<> | 154:37f96f9d4de2 | 59 | |
<> | 154:37f96f9d4de2 | 60 | #define m_text_start 0x00000410 |
<> | 154:37f96f9d4de2 | 61 | #define m_text_size 0x0007FBF0 |
<> | 154:37f96f9d4de2 | 62 | |
<> | 154:37f96f9d4de2 | 63 | #define m_interrupts_ram_start 0x1FFF8000 |
<> | 154:37f96f9d4de2 | 64 | #define m_interrupts_ram_size __ram_vector_table_size__ |
<> | 154:37f96f9d4de2 | 65 | |
<> | 154:37f96f9d4de2 | 66 | #define m_data_start (m_interrupts_ram_start + m_interrupts_ram_size) |
<> | 154:37f96f9d4de2 | 67 | #define m_data_size (0x00020000 - m_interrupts_ram_size) |
<> | 154:37f96f9d4de2 | 68 | |
<> | 154:37f96f9d4de2 | 69 | /* Sizes */ |
<> | 154:37f96f9d4de2 | 70 | #if (defined(__stack_size__)) |
<> | 154:37f96f9d4de2 | 71 | #define Stack_Size __stack_size__ |
<> | 154:37f96f9d4de2 | 72 | #else |
<> | 154:37f96f9d4de2 | 73 | #define Stack_Size 0x0400 |
<> | 154:37f96f9d4de2 | 74 | #endif |
<> | 154:37f96f9d4de2 | 75 | |
<> | 154:37f96f9d4de2 | 76 | #if (defined(__heap_size__)) |
<> | 154:37f96f9d4de2 | 77 | #define Heap_Size __heap_size__ |
<> | 154:37f96f9d4de2 | 78 | #else |
<> | 154:37f96f9d4de2 | 79 | #define Heap_Size 0x0400 |
<> | 154:37f96f9d4de2 | 80 | #endif |
<> | 154:37f96f9d4de2 | 81 | |
<> | 154:37f96f9d4de2 | 82 | LR_m_text m_interrupts_start m_text_start+m_text_size-m_interrupts_start { ; load region size_region |
<> | 154:37f96f9d4de2 | 83 | VECTOR_ROM m_interrupts_start m_interrupts_size { ; load address = execution address |
<> | 154:37f96f9d4de2 | 84 | * (RESET,+FIRST) |
<> | 154:37f96f9d4de2 | 85 | } |
<> | 154:37f96f9d4de2 | 86 | ER_m_flash_config m_flash_config_start FIXED m_flash_config_size { ; load address = execution address |
<> | 154:37f96f9d4de2 | 87 | * (FlashConfig) |
<> | 154:37f96f9d4de2 | 88 | } |
<> | 154:37f96f9d4de2 | 89 | ER_m_text m_text_start m_text_size { ; load address = execution address |
<> | 154:37f96f9d4de2 | 90 | * (InRoot$$Sections) |
<> | 154:37f96f9d4de2 | 91 | .ANY (+RO) |
<> | 154:37f96f9d4de2 | 92 | } |
<> | 154:37f96f9d4de2 | 93 | |
<> | 154:37f96f9d4de2 | 94 | #if (defined(__ram_vector_table__)) |
<> | 154:37f96f9d4de2 | 95 | VECTOR_RAM m_interrupts_ram_start EMPTY m_interrupts_ram_size { |
<> | 154:37f96f9d4de2 | 96 | } |
<> | 154:37f96f9d4de2 | 97 | #else |
<> | 154:37f96f9d4de2 | 98 | VECTOR_RAM m_interrupts_start EMPTY 0 { |
<> | 154:37f96f9d4de2 | 99 | } |
<> | 154:37f96f9d4de2 | 100 | #endif |
<> | 154:37f96f9d4de2 | 101 | RW_m_data m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data |
<> | 154:37f96f9d4de2 | 102 | .ANY (+RW +ZI) |
<> | 154:37f96f9d4de2 | 103 | } |
<> | 154:37f96f9d4de2 | 104 | RW_IRAM1 +0 { ; Heap region growing up |
<> | 154:37f96f9d4de2 | 105 | } |
<> | 154:37f96f9d4de2 | 106 | } |
<> | 154:37f96f9d4de2 | 107 |