Peter Drescher / mbed-F401

mbed library with additional peripherals for ST F401 board

Fork of mbed-src by mbed official

This mbed LIB has additional peripherals for ST F401 board

  • UART2 : PA_3 rx, PA_2 tx
  • UART3 : PC_7 rx, PC_6 tx
  • I2C2 : PB_3 SDA, PB_10 SCL
  • I2C3 : PB_4 SDA, PA_8 SCL

targets/cmsis/TARGET_STM/TARGET_NUCLEO_F103RB/stm32f10x_sdio.c@70:c1fbde68b492, 2014-01-07 (annotated)

Committer:
mbed_official
Date:
Tue Jan 07 11:00:05 2014 +0000
Revision:
70:c1fbde68b492
Parent:
52:a51c77007319
Child:
84:f54042cbc282
Synchronized with git revision 3f438a307904431f2782db3c8fa49946b9fc1d85



Full URL: https://github.com/mbedmicro/mbed/commit/3f438a307904431f2782db3c8fa49946b9fc1d85/



[NUCLEO_F103RB] license text changed + sleep hal updated

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mbed_official 52:a51c77007319 1 /**
mbed_official 52:a51c77007319 2 ******************************************************************************
mbed_official 52:a51c77007319 3 * @file stm32f10x_sdio.c
mbed_official 52:a51c77007319 4 * @author MCD Application Team
mbed_official 52:a51c77007319 5 * @version V3.5.0
mbed_official 52:a51c77007319 6 * @date 11-March-2011
mbed_official 52:a51c77007319 7 * @brief This file provides all the SDIO firmware functions.
mbed_official 70:c1fbde68b492 8 *******************************************************************************
mbed_official 70:c1fbde68b492 9 * Copyright (c) 2014, STMicroelectronics
mbed_official 70:c1fbde68b492 10 * All rights reserved.
mbed_official 70:c1fbde68b492 11 *
mbed_official 70:c1fbde68b492 12 * Redistribution and use in source and binary forms, with or without
mbed_official 70:c1fbde68b492 13 * modification, are permitted provided that the following conditions are met:
mbed_official 70:c1fbde68b492 14 *
mbed_official 70:c1fbde68b492 15 * 1. Redistributions of source code must retain the above copyright notice,
mbed_official 70:c1fbde68b492 16 * this list of conditions and the following disclaimer.
mbed_official 70:c1fbde68b492 17 * 2. Redistributions in binary form must reproduce the above copyright notice,
mbed_official 70:c1fbde68b492 18 * this list of conditions and the following disclaimer in the documentation
mbed_official 70:c1fbde68b492 19 * and/or other materials provided with the distribution.
mbed_official 70:c1fbde68b492 20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
mbed_official 70:c1fbde68b492 21 * may be used to endorse or promote products derived from this software
mbed_official 70:c1fbde68b492 22 * without specific prior written permission.
mbed_official 70:c1fbde68b492 23 *
mbed_official 70:c1fbde68b492 24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
mbed_official 70:c1fbde68b492 25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
mbed_official 70:c1fbde68b492 26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
mbed_official 70:c1fbde68b492 27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
mbed_official 70:c1fbde68b492 28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
mbed_official 70:c1fbde68b492 29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
mbed_official 70:c1fbde68b492 30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
mbed_official 70:c1fbde68b492 31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
mbed_official 70:c1fbde68b492 32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
mbed_official 70:c1fbde68b492 33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
mbed_official 70:c1fbde68b492 34 *******************************************************************************
mbed_official 70:c1fbde68b492 35 */
mbed_official 52:a51c77007319 36
mbed_official 52:a51c77007319 37 /* Includes ------------------------------------------------------------------*/
mbed_official 52:a51c77007319 38 #include "stm32f10x_sdio.h"
mbed_official 52:a51c77007319 39 #include "stm32f10x_rcc.h"
mbed_official 52:a51c77007319 40
mbed_official 52:a51c77007319 41 /** @addtogroup STM32F10x_StdPeriph_Driver
mbed_official 52:a51c77007319 42 * @{
mbed_official 52:a51c77007319 43 */
mbed_official 52:a51c77007319 44
mbed_official 52:a51c77007319 45 /** @defgroup SDIO
mbed_official 52:a51c77007319 46 * @brief SDIO driver modules
mbed_official 52:a51c77007319 47 * @{
mbed_official 52:a51c77007319 48 */
mbed_official 52:a51c77007319 49
mbed_official 52:a51c77007319 50 /** @defgroup SDIO_Private_TypesDefinitions
mbed_official 52:a51c77007319 51 * @{
mbed_official 52:a51c77007319 52 */
mbed_official 52:a51c77007319 53
mbed_official 52:a51c77007319 54 /* ------------ SDIO registers bit address in the alias region ----------- */
mbed_official 52:a51c77007319 55 #define SDIO_OFFSET (SDIO_BASE - PERIPH_BASE)
mbed_official 52:a51c77007319 56
mbed_official 52:a51c77007319 57 /* --- CLKCR Register ---*/
mbed_official 52:a51c77007319 58
mbed_official 52:a51c77007319 59 /* Alias word address of CLKEN bit */
mbed_official 52:a51c77007319 60 #define CLKCR_OFFSET (SDIO_OFFSET + 0x04)
mbed_official 52:a51c77007319 61 #define CLKEN_BitNumber 0x08
mbed_official 52:a51c77007319 62 #define CLKCR_CLKEN_BB (PERIPH_BB_BASE + (CLKCR_OFFSET * 32) + (CLKEN_BitNumber * 4))
mbed_official 52:a51c77007319 63
mbed_official 52:a51c77007319 64 /* --- CMD Register ---*/
mbed_official 52:a51c77007319 65
mbed_official 52:a51c77007319 66 /* Alias word address of SDIOSUSPEND bit */
mbed_official 52:a51c77007319 67 #define CMD_OFFSET (SDIO_OFFSET + 0x0C)
mbed_official 52:a51c77007319 68 #define SDIOSUSPEND_BitNumber 0x0B
mbed_official 52:a51c77007319 69 #define CMD_SDIOSUSPEND_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (SDIOSUSPEND_BitNumber * 4))
mbed_official 52:a51c77007319 70
mbed_official 52:a51c77007319 71 /* Alias word address of ENCMDCOMPL bit */
mbed_official 52:a51c77007319 72 #define ENCMDCOMPL_BitNumber 0x0C
mbed_official 52:a51c77007319 73 #define CMD_ENCMDCOMPL_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (ENCMDCOMPL_BitNumber * 4))
mbed_official 52:a51c77007319 74
mbed_official 52:a51c77007319 75 /* Alias word address of NIEN bit */
mbed_official 52:a51c77007319 76 #define NIEN_BitNumber 0x0D
mbed_official 52:a51c77007319 77 #define CMD_NIEN_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (NIEN_BitNumber * 4))
mbed_official 52:a51c77007319 78
mbed_official 52:a51c77007319 79 /* Alias word address of ATACMD bit */
mbed_official 52:a51c77007319 80 #define ATACMD_BitNumber 0x0E
mbed_official 52:a51c77007319 81 #define CMD_ATACMD_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32) + (ATACMD_BitNumber * 4))
mbed_official 52:a51c77007319 82
mbed_official 52:a51c77007319 83 /* --- DCTRL Register ---*/
mbed_official 52:a51c77007319 84
mbed_official 52:a51c77007319 85 /* Alias word address of DMAEN bit */
mbed_official 52:a51c77007319 86 #define DCTRL_OFFSET (SDIO_OFFSET + 0x2C)
mbed_official 52:a51c77007319 87 #define DMAEN_BitNumber 0x03
mbed_official 52:a51c77007319 88 #define DCTRL_DMAEN_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (DMAEN_BitNumber * 4))
mbed_official 52:a51c77007319 89
mbed_official 52:a51c77007319 90 /* Alias word address of RWSTART bit */
mbed_official 52:a51c77007319 91 #define RWSTART_BitNumber 0x08
mbed_official 52:a51c77007319 92 #define DCTRL_RWSTART_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWSTART_BitNumber * 4))
mbed_official 52:a51c77007319 93
mbed_official 52:a51c77007319 94 /* Alias word address of RWSTOP bit */
mbed_official 52:a51c77007319 95 #define RWSTOP_BitNumber 0x09
mbed_official 52:a51c77007319 96 #define DCTRL_RWSTOP_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWSTOP_BitNumber * 4))
mbed_official 52:a51c77007319 97
mbed_official 52:a51c77007319 98 /* Alias word address of RWMOD bit */
mbed_official 52:a51c77007319 99 #define RWMOD_BitNumber 0x0A
mbed_official 52:a51c77007319 100 #define DCTRL_RWMOD_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (RWMOD_BitNumber * 4))
mbed_official 52:a51c77007319 101
mbed_official 52:a51c77007319 102 /* Alias word address of SDIOEN bit */
mbed_official 52:a51c77007319 103 #define SDIOEN_BitNumber 0x0B
mbed_official 52:a51c77007319 104 #define DCTRL_SDIOEN_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32) + (SDIOEN_BitNumber * 4))
mbed_official 52:a51c77007319 105
mbed_official 52:a51c77007319 106 /* ---------------------- SDIO registers bit mask ------------------------ */
mbed_official 52:a51c77007319 107
mbed_official 52:a51c77007319 108 /* --- CLKCR Register ---*/
mbed_official 52:a51c77007319 109
mbed_official 52:a51c77007319 110 /* CLKCR register clear mask */
mbed_official 52:a51c77007319 111 #define CLKCR_CLEAR_MASK ((uint32_t)0xFFFF8100)
mbed_official 52:a51c77007319 112
mbed_official 52:a51c77007319 113 /* --- PWRCTRL Register ---*/
mbed_official 52:a51c77007319 114
mbed_official 52:a51c77007319 115 /* SDIO PWRCTRL Mask */
mbed_official 52:a51c77007319 116 #define PWR_PWRCTRL_MASK ((uint32_t)0xFFFFFFFC)
mbed_official 52:a51c77007319 117
mbed_official 52:a51c77007319 118 /* --- DCTRL Register ---*/
mbed_official 52:a51c77007319 119
mbed_official 52:a51c77007319 120 /* SDIO DCTRL Clear Mask */
mbed_official 52:a51c77007319 121 #define DCTRL_CLEAR_MASK ((uint32_t)0xFFFFFF08)
mbed_official 52:a51c77007319 122
mbed_official 52:a51c77007319 123 /* --- CMD Register ---*/
mbed_official 52:a51c77007319 124
mbed_official 52:a51c77007319 125 /* CMD Register clear mask */
mbed_official 52:a51c77007319 126 #define CMD_CLEAR_MASK ((uint32_t)0xFFFFF800)
mbed_official 52:a51c77007319 127
mbed_official 52:a51c77007319 128 /* SDIO RESP Registers Address */
mbed_official 52:a51c77007319 129 #define SDIO_RESP_ADDR ((uint32_t)(SDIO_BASE + 0x14))
mbed_official 52:a51c77007319 130
mbed_official 52:a51c77007319 131 /**
mbed_official 52:a51c77007319 132 * @}
mbed_official 52:a51c77007319 133 */
mbed_official 52:a51c77007319 134
mbed_official 52:a51c77007319 135 /** @defgroup SDIO_Private_Defines
mbed_official 52:a51c77007319 136 * @{
mbed_official 52:a51c77007319 137 */
mbed_official 52:a51c77007319 138
mbed_official 52:a51c77007319 139 /**
mbed_official 52:a51c77007319 140 * @}
mbed_official 52:a51c77007319 141 */
mbed_official 52:a51c77007319 142
mbed_official 52:a51c77007319 143 /** @defgroup SDIO_Private_Macros
mbed_official 52:a51c77007319 144 * @{
mbed_official 52:a51c77007319 145 */
mbed_official 52:a51c77007319 146
mbed_official 52:a51c77007319 147 /**
mbed_official 52:a51c77007319 148 * @}
mbed_official 52:a51c77007319 149 */
mbed_official 52:a51c77007319 150
mbed_official 52:a51c77007319 151 /** @defgroup SDIO_Private_Variables
mbed_official 52:a51c77007319 152 * @{
mbed_official 52:a51c77007319 153 */
mbed_official 52:a51c77007319 154
mbed_official 52:a51c77007319 155 /**
mbed_official 52:a51c77007319 156 * @}
mbed_official 52:a51c77007319 157 */
mbed_official 52:a51c77007319 158
mbed_official 52:a51c77007319 159 /** @defgroup SDIO_Private_FunctionPrototypes
mbed_official 52:a51c77007319 160 * @{
mbed_official 52:a51c77007319 161 */
mbed_official 52:a51c77007319 162
mbed_official 52:a51c77007319 163 /**
mbed_official 52:a51c77007319 164 * @}
mbed_official 52:a51c77007319 165 */
mbed_official 52:a51c77007319 166
mbed_official 52:a51c77007319 167 /** @defgroup SDIO_Private_Functions
mbed_official 52:a51c77007319 168 * @{
mbed_official 52:a51c77007319 169 */
mbed_official 52:a51c77007319 170
mbed_official 52:a51c77007319 171 /**
mbed_official 52:a51c77007319 172 * @brief Deinitializes the SDIO peripheral registers to their default reset values.
mbed_official 52:a51c77007319 173 * @param None
mbed_official 52:a51c77007319 174 * @retval None
mbed_official 52:a51c77007319 175 */
mbed_official 52:a51c77007319 176 void SDIO_DeInit(void)
mbed_official 52:a51c77007319 177 {
mbed_official 52:a51c77007319 178 SDIO->POWER = 0x00000000;
mbed_official 52:a51c77007319 179 SDIO->CLKCR = 0x00000000;
mbed_official 52:a51c77007319 180 SDIO->ARG = 0x00000000;
mbed_official 52:a51c77007319 181 SDIO->CMD = 0x00000000;
mbed_official 52:a51c77007319 182 SDIO->DTIMER = 0x00000000;
mbed_official 52:a51c77007319 183 SDIO->DLEN = 0x00000000;
mbed_official 52:a51c77007319 184 SDIO->DCTRL = 0x00000000;
mbed_official 52:a51c77007319 185 SDIO->ICR = 0x00C007FF;
mbed_official 52:a51c77007319 186 SDIO->MASK = 0x00000000;
mbed_official 52:a51c77007319 187 }
mbed_official 52:a51c77007319 188
mbed_official 52:a51c77007319 189 /**
mbed_official 52:a51c77007319 190 * @brief Initializes the SDIO peripheral according to the specified
mbed_official 52:a51c77007319 191 * parameters in the SDIO_InitStruct.
mbed_official 52:a51c77007319 192 * @param SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure
mbed_official 52:a51c77007319 193 * that contains the configuration information for the SDIO peripheral.
mbed_official 52:a51c77007319 194 * @retval None
mbed_official 52:a51c77007319 195 */
mbed_official 52:a51c77007319 196 void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
mbed_official 52:a51c77007319 197 {
mbed_official 52:a51c77007319 198 uint32_t tmpreg = 0;
mbed_official 52:a51c77007319 199
mbed_official 52:a51c77007319 200 /* Check the parameters */
mbed_official 52:a51c77007319 201 assert_param(IS_SDIO_CLOCK_EDGE(SDIO_InitStruct->SDIO_ClockEdge));
mbed_official 52:a51c77007319 202 assert_param(IS_SDIO_CLOCK_BYPASS(SDIO_InitStruct->SDIO_ClockBypass));
mbed_official 52:a51c77007319 203 assert_param(IS_SDIO_CLOCK_POWER_SAVE(SDIO_InitStruct->SDIO_ClockPowerSave));
mbed_official 52:a51c77007319 204 assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
mbed_official 52:a51c77007319 205 assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl));
mbed_official 52:a51c77007319 206
mbed_official 52:a51c77007319 207 /*---------------------------- SDIO CLKCR Configuration ------------------------*/
mbed_official 52:a51c77007319 208 /* Get the SDIO CLKCR value */
mbed_official 52:a51c77007319 209 tmpreg = SDIO->CLKCR;
mbed_official 52:a51c77007319 210
mbed_official 52:a51c77007319 211 /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
mbed_official 52:a51c77007319 212 tmpreg &= CLKCR_CLEAR_MASK;
mbed_official 52:a51c77007319 213
mbed_official 52:a51c77007319 214 /* Set CLKDIV bits according to SDIO_ClockDiv value */
mbed_official 52:a51c77007319 215 /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
mbed_official 52:a51c77007319 216 /* Set BYPASS bit according to SDIO_ClockBypass value */
mbed_official 52:a51c77007319 217 /* Set WIDBUS bits according to SDIO_BusWide value */
mbed_official 52:a51c77007319 218 /* Set NEGEDGE bits according to SDIO_ClockEdge value */
mbed_official 52:a51c77007319 219 /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
mbed_official 52:a51c77007319 220 tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv | SDIO_InitStruct->SDIO_ClockPowerSave |
mbed_official 52:a51c77007319 221 SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
mbed_official 52:a51c77007319 222 SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl);
mbed_official 52:a51c77007319 223
mbed_official 52:a51c77007319 224 /* Write to SDIO CLKCR */
mbed_official 52:a51c77007319 225 SDIO->CLKCR = tmpreg;
mbed_official 52:a51c77007319 226 }
mbed_official 52:a51c77007319 227
mbed_official 52:a51c77007319 228 /**
mbed_official 52:a51c77007319 229 * @brief Fills each SDIO_InitStruct member with its default value.
mbed_official 52:a51c77007319 230 * @param SDIO_InitStruct: pointer to an SDIO_InitTypeDef structure which
mbed_official 52:a51c77007319 231 * will be initialized.
mbed_official 52:a51c77007319 232 * @retval None
mbed_official 52:a51c77007319 233 */
mbed_official 52:a51c77007319 234 void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
mbed_official 52:a51c77007319 235 {
mbed_official 52:a51c77007319 236 /* SDIO_InitStruct members default value */
mbed_official 52:a51c77007319 237 SDIO_InitStruct->SDIO_ClockDiv = 0x00;
mbed_official 52:a51c77007319 238 SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
mbed_official 52:a51c77007319 239 SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
mbed_official 52:a51c77007319 240 SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
mbed_official 52:a51c77007319 241 SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
mbed_official 52:a51c77007319 242 SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
mbed_official 52:a51c77007319 243 }
mbed_official 52:a51c77007319 244
mbed_official 52:a51c77007319 245 /**
mbed_official 52:a51c77007319 246 * @brief Enables or disables the SDIO Clock.
mbed_official 52:a51c77007319 247 * @param NewState: new state of the SDIO Clock. This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 248 * @retval None
mbed_official 52:a51c77007319 249 */
mbed_official 52:a51c77007319 250 void SDIO_ClockCmd(FunctionalState NewState)
mbed_official 52:a51c77007319 251 {
mbed_official 52:a51c77007319 252 /* Check the parameters */
mbed_official 52:a51c77007319 253 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 254
mbed_official 52:a51c77007319 255 *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
mbed_official 52:a51c77007319 256 }
mbed_official 52:a51c77007319 257
mbed_official 52:a51c77007319 258 /**
mbed_official 52:a51c77007319 259 * @brief Sets the power status of the controller.
mbed_official 52:a51c77007319 260 * @param SDIO_PowerState: new state of the Power state.
mbed_official 52:a51c77007319 261 * This parameter can be one of the following values:
mbed_official 52:a51c77007319 262 * @arg SDIO_PowerState_OFF
mbed_official 52:a51c77007319 263 * @arg SDIO_PowerState_ON
mbed_official 52:a51c77007319 264 * @retval None
mbed_official 52:a51c77007319 265 */
mbed_official 52:a51c77007319 266 void SDIO_SetPowerState(uint32_t SDIO_PowerState)
mbed_official 52:a51c77007319 267 {
mbed_official 52:a51c77007319 268 /* Check the parameters */
mbed_official 52:a51c77007319 269 assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
mbed_official 52:a51c77007319 270
mbed_official 52:a51c77007319 271 SDIO->POWER &= PWR_PWRCTRL_MASK;
mbed_official 52:a51c77007319 272 SDIO->POWER |= SDIO_PowerState;
mbed_official 52:a51c77007319 273 }
mbed_official 52:a51c77007319 274
mbed_official 52:a51c77007319 275 /**
mbed_official 52:a51c77007319 276 * @brief Gets the power status of the controller.
mbed_official 52:a51c77007319 277 * @param None
mbed_official 52:a51c77007319 278 * @retval Power status of the controller. The returned value can
mbed_official 52:a51c77007319 279 * be one of the following:
mbed_official 52:a51c77007319 280 * - 0x00: Power OFF
mbed_official 52:a51c77007319 281 * - 0x02: Power UP
mbed_official 52:a51c77007319 282 * - 0x03: Power ON
mbed_official 52:a51c77007319 283 */
mbed_official 52:a51c77007319 284 uint32_t SDIO_GetPowerState(void)
mbed_official 52:a51c77007319 285 {
mbed_official 52:a51c77007319 286 return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
mbed_official 52:a51c77007319 287 }
mbed_official 52:a51c77007319 288
mbed_official 52:a51c77007319 289 /**
mbed_official 52:a51c77007319 290 * @brief Enables or disables the SDIO interrupts.
mbed_official 52:a51c77007319 291 * @param SDIO_IT: specifies the SDIO interrupt sources to be enabled or disabled.
mbed_official 52:a51c77007319 292 * This parameter can be one or a combination of the following values:
mbed_official 52:a51c77007319 293 * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
mbed_official 52:a51c77007319 294 * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
mbed_official 52:a51c77007319 295 * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
mbed_official 52:a51c77007319 296 * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
mbed_official 52:a51c77007319 297 * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
mbed_official 52:a51c77007319 298 * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt
mbed_official 52:a51c77007319 299 * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt
mbed_official 52:a51c77007319 300 * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt
mbed_official 52:a51c77007319 301 * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
mbed_official 52:a51c77007319 302 * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide
mbed_official 52:a51c77007319 303 * bus mode interrupt
mbed_official 52:a51c77007319 304 * @arg SDIO_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
mbed_official 52:a51c77007319 305 * @arg SDIO_IT_CMDACT: Command transfer in progress interrupt
mbed_official 52:a51c77007319 306 * @arg SDIO_IT_TXACT: Data transmit in progress interrupt
mbed_official 52:a51c77007319 307 * @arg SDIO_IT_RXACT: Data receive in progress interrupt
mbed_official 52:a51c77007319 308 * @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
mbed_official 52:a51c77007319 309 * @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt
mbed_official 52:a51c77007319 310 * @arg SDIO_IT_TXFIFOF: Transmit FIFO full interrupt
mbed_official 52:a51c77007319 311 * @arg SDIO_IT_RXFIFOF: Receive FIFO full interrupt
mbed_official 52:a51c77007319 312 * @arg SDIO_IT_TXFIFOE: Transmit FIFO empty interrupt
mbed_official 52:a51c77007319 313 * @arg SDIO_IT_RXFIFOE: Receive FIFO empty interrupt
mbed_official 52:a51c77007319 314 * @arg SDIO_IT_TXDAVL: Data available in transmit FIFO interrupt
mbed_official 52:a51c77007319 315 * @arg SDIO_IT_RXDAVL: Data available in receive FIFO interrupt
mbed_official 52:a51c77007319 316 * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt
mbed_official 52:a51c77007319 317 * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
mbed_official 52:a51c77007319 318 * @param NewState: new state of the specified SDIO interrupts.
mbed_official 52:a51c77007319 319 * This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 320 * @retval None
mbed_official 52:a51c77007319 321 */
mbed_official 52:a51c77007319 322 void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
mbed_official 52:a51c77007319 323 {
mbed_official 52:a51c77007319 324 /* Check the parameters */
mbed_official 52:a51c77007319 325 assert_param(IS_SDIO_IT(SDIO_IT));
mbed_official 52:a51c77007319 326 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 327
mbed_official 52:a51c77007319 328 if (NewState != DISABLE)
mbed_official 52:a51c77007319 329 {
mbed_official 52:a51c77007319 330 /* Enable the SDIO interrupts */
mbed_official 52:a51c77007319 331 SDIO->MASK |= SDIO_IT;
mbed_official 52:a51c77007319 332 }
mbed_official 52:a51c77007319 333 else
mbed_official 52:a51c77007319 334 {
mbed_official 52:a51c77007319 335 /* Disable the SDIO interrupts */
mbed_official 52:a51c77007319 336 SDIO->MASK &= ~SDIO_IT;
mbed_official 52:a51c77007319 337 }
mbed_official 52:a51c77007319 338 }
mbed_official 52:a51c77007319 339
mbed_official 52:a51c77007319 340 /**
mbed_official 52:a51c77007319 341 * @brief Enables or disables the SDIO DMA request.
mbed_official 52:a51c77007319 342 * @param NewState: new state of the selected SDIO DMA request.
mbed_official 52:a51c77007319 343 * This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 344 * @retval None
mbed_official 52:a51c77007319 345 */
mbed_official 52:a51c77007319 346 void SDIO_DMACmd(FunctionalState NewState)
mbed_official 52:a51c77007319 347 {
mbed_official 52:a51c77007319 348 /* Check the parameters */
mbed_official 52:a51c77007319 349 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 350
mbed_official 52:a51c77007319 351 *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
mbed_official 52:a51c77007319 352 }
mbed_official 52:a51c77007319 353
mbed_official 52:a51c77007319 354 /**
mbed_official 52:a51c77007319 355 * @brief Initializes the SDIO Command according to the specified
mbed_official 52:a51c77007319 356 * parameters in the SDIO_CmdInitStruct and send the command.
mbed_official 52:a51c77007319 357 * @param SDIO_CmdInitStruct : pointer to a SDIO_CmdInitTypeDef
mbed_official 52:a51c77007319 358 * structure that contains the configuration information for the SDIO command.
mbed_official 52:a51c77007319 359 * @retval None
mbed_official 52:a51c77007319 360 */
mbed_official 52:a51c77007319 361 void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
mbed_official 52:a51c77007319 362 {
mbed_official 52:a51c77007319 363 uint32_t tmpreg = 0;
mbed_official 52:a51c77007319 364
mbed_official 52:a51c77007319 365 /* Check the parameters */
mbed_official 52:a51c77007319 366 assert_param(IS_SDIO_CMD_INDEX(SDIO_CmdInitStruct->SDIO_CmdIndex));
mbed_official 52:a51c77007319 367 assert_param(IS_SDIO_RESPONSE(SDIO_CmdInitStruct->SDIO_Response));
mbed_official 52:a51c77007319 368 assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
mbed_official 52:a51c77007319 369 assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
mbed_official 52:a51c77007319 370
mbed_official 52:a51c77007319 371 /*---------------------------- SDIO ARG Configuration ------------------------*/
mbed_official 52:a51c77007319 372 /* Set the SDIO Argument value */
mbed_official 52:a51c77007319 373 SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
mbed_official 52:a51c77007319 374
mbed_official 52:a51c77007319 375 /*---------------------------- SDIO CMD Configuration ------------------------*/
mbed_official 52:a51c77007319 376 /* Get the SDIO CMD value */
mbed_official 52:a51c77007319 377 tmpreg = SDIO->CMD;
mbed_official 52:a51c77007319 378 /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
mbed_official 52:a51c77007319 379 tmpreg &= CMD_CLEAR_MASK;
mbed_official 52:a51c77007319 380 /* Set CMDINDEX bits according to SDIO_CmdIndex value */
mbed_official 52:a51c77007319 381 /* Set WAITRESP bits according to SDIO_Response value */
mbed_official 52:a51c77007319 382 /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
mbed_official 52:a51c77007319 383 /* Set CPSMEN bits according to SDIO_CPSM value */
mbed_official 52:a51c77007319 384 tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
mbed_official 52:a51c77007319 385 | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
mbed_official 52:a51c77007319 386
mbed_official 52:a51c77007319 387 /* Write to SDIO CMD */
mbed_official 52:a51c77007319 388 SDIO->CMD = tmpreg;
mbed_official 52:a51c77007319 389 }
mbed_official 52:a51c77007319 390
mbed_official 52:a51c77007319 391 /**
mbed_official 52:a51c77007319 392 * @brief Fills each SDIO_CmdInitStruct member with its default value.
mbed_official 52:a51c77007319 393 * @param SDIO_CmdInitStruct: pointer to an SDIO_CmdInitTypeDef
mbed_official 52:a51c77007319 394 * structure which will be initialized.
mbed_official 52:a51c77007319 395 * @retval None
mbed_official 52:a51c77007319 396 */
mbed_official 52:a51c77007319 397 void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
mbed_official 52:a51c77007319 398 {
mbed_official 52:a51c77007319 399 /* SDIO_CmdInitStruct members default value */
mbed_official 52:a51c77007319 400 SDIO_CmdInitStruct->SDIO_Argument = 0x00;
mbed_official 52:a51c77007319 401 SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
mbed_official 52:a51c77007319 402 SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
mbed_official 52:a51c77007319 403 SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
mbed_official 52:a51c77007319 404 SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
mbed_official 52:a51c77007319 405 }
mbed_official 52:a51c77007319 406
mbed_official 52:a51c77007319 407 /**
mbed_official 52:a51c77007319 408 * @brief Returns command index of last command for which response received.
mbed_official 52:a51c77007319 409 * @param None
mbed_official 52:a51c77007319 410 * @retval Returns the command index of the last command response received.
mbed_official 52:a51c77007319 411 */
mbed_official 52:a51c77007319 412 uint8_t SDIO_GetCommandResponse(void)
mbed_official 52:a51c77007319 413 {
mbed_official 52:a51c77007319 414 return (uint8_t)(SDIO->RESPCMD);
mbed_official 52:a51c77007319 415 }
mbed_official 52:a51c77007319 416
mbed_official 52:a51c77007319 417 /**
mbed_official 52:a51c77007319 418 * @brief Returns response received from the card for the last command.
mbed_official 52:a51c77007319 419 * @param SDIO_RESP: Specifies the SDIO response register.
mbed_official 52:a51c77007319 420 * This parameter can be one of the following values:
mbed_official 52:a51c77007319 421 * @arg SDIO_RESP1: Response Register 1
mbed_official 52:a51c77007319 422 * @arg SDIO_RESP2: Response Register 2
mbed_official 52:a51c77007319 423 * @arg SDIO_RESP3: Response Register 3
mbed_official 52:a51c77007319 424 * @arg SDIO_RESP4: Response Register 4
mbed_official 52:a51c77007319 425 * @retval The Corresponding response register value.
mbed_official 52:a51c77007319 426 */
mbed_official 52:a51c77007319 427 uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
mbed_official 52:a51c77007319 428 {
mbed_official 52:a51c77007319 429 __IO uint32_t tmp = 0;
mbed_official 52:a51c77007319 430
mbed_official 52:a51c77007319 431 /* Check the parameters */
mbed_official 52:a51c77007319 432 assert_param(IS_SDIO_RESP(SDIO_RESP));
mbed_official 52:a51c77007319 433
mbed_official 52:a51c77007319 434 tmp = SDIO_RESP_ADDR + SDIO_RESP;
mbed_official 52:a51c77007319 435
mbed_official 52:a51c77007319 436 return (*(__IO uint32_t *) tmp);
mbed_official 52:a51c77007319 437 }
mbed_official 52:a51c77007319 438
mbed_official 52:a51c77007319 439 /**
mbed_official 52:a51c77007319 440 * @brief Initializes the SDIO data path according to the specified
mbed_official 52:a51c77007319 441 * parameters in the SDIO_DataInitStruct.
mbed_official 52:a51c77007319 442 * @param SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure that
mbed_official 52:a51c77007319 443 * contains the configuration information for the SDIO command.
mbed_official 52:a51c77007319 444 * @retval None
mbed_official 52:a51c77007319 445 */
mbed_official 52:a51c77007319 446 void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
mbed_official 52:a51c77007319 447 {
mbed_official 52:a51c77007319 448 uint32_t tmpreg = 0;
mbed_official 52:a51c77007319 449
mbed_official 52:a51c77007319 450 /* Check the parameters */
mbed_official 52:a51c77007319 451 assert_param(IS_SDIO_DATA_LENGTH(SDIO_DataInitStruct->SDIO_DataLength));
mbed_official 52:a51c77007319 452 assert_param(IS_SDIO_BLOCK_SIZE(SDIO_DataInitStruct->SDIO_DataBlockSize));
mbed_official 52:a51c77007319 453 assert_param(IS_SDIO_TRANSFER_DIR(SDIO_DataInitStruct->SDIO_TransferDir));
mbed_official 52:a51c77007319 454 assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
mbed_official 52:a51c77007319 455 assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));
mbed_official 52:a51c77007319 456
mbed_official 52:a51c77007319 457 /*---------------------------- SDIO DTIMER Configuration ---------------------*/
mbed_official 52:a51c77007319 458 /* Set the SDIO Data TimeOut value */
mbed_official 52:a51c77007319 459 SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
mbed_official 52:a51c77007319 460
mbed_official 52:a51c77007319 461 /*---------------------------- SDIO DLEN Configuration -----------------------*/
mbed_official 52:a51c77007319 462 /* Set the SDIO DataLength value */
mbed_official 52:a51c77007319 463 SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
mbed_official 52:a51c77007319 464
mbed_official 52:a51c77007319 465 /*---------------------------- SDIO DCTRL Configuration ----------------------*/
mbed_official 52:a51c77007319 466 /* Get the SDIO DCTRL value */
mbed_official 52:a51c77007319 467 tmpreg = SDIO->DCTRL;
mbed_official 52:a51c77007319 468 /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
mbed_official 52:a51c77007319 469 tmpreg &= DCTRL_CLEAR_MASK;
mbed_official 52:a51c77007319 470 /* Set DEN bit according to SDIO_DPSM value */
mbed_official 52:a51c77007319 471 /* Set DTMODE bit according to SDIO_TransferMode value */
mbed_official 52:a51c77007319 472 /* Set DTDIR bit according to SDIO_TransferDir value */
mbed_official 52:a51c77007319 473 /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
mbed_official 52:a51c77007319 474 tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
mbed_official 52:a51c77007319 475 | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
mbed_official 52:a51c77007319 476
mbed_official 52:a51c77007319 477 /* Write to SDIO DCTRL */
mbed_official 52:a51c77007319 478 SDIO->DCTRL = tmpreg;
mbed_official 52:a51c77007319 479 }
mbed_official 52:a51c77007319 480
mbed_official 52:a51c77007319 481 /**
mbed_official 52:a51c77007319 482 * @brief Fills each SDIO_DataInitStruct member with its default value.
mbed_official 52:a51c77007319 483 * @param SDIO_DataInitStruct: pointer to an SDIO_DataInitTypeDef structure which
mbed_official 52:a51c77007319 484 * will be initialized.
mbed_official 52:a51c77007319 485 * @retval None
mbed_official 52:a51c77007319 486 */
mbed_official 52:a51c77007319 487 void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
mbed_official 52:a51c77007319 488 {
mbed_official 52:a51c77007319 489 /* SDIO_DataInitStruct members default value */
mbed_official 52:a51c77007319 490 SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
mbed_official 52:a51c77007319 491 SDIO_DataInitStruct->SDIO_DataLength = 0x00;
mbed_official 52:a51c77007319 492 SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
mbed_official 52:a51c77007319 493 SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
mbed_official 52:a51c77007319 494 SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;
mbed_official 52:a51c77007319 495 SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
mbed_official 52:a51c77007319 496 }
mbed_official 52:a51c77007319 497
mbed_official 52:a51c77007319 498 /**
mbed_official 52:a51c77007319 499 * @brief Returns number of remaining data bytes to be transferred.
mbed_official 52:a51c77007319 500 * @param None
mbed_official 52:a51c77007319 501 * @retval Number of remaining data bytes to be transferred
mbed_official 52:a51c77007319 502 */
mbed_official 52:a51c77007319 503 uint32_t SDIO_GetDataCounter(void)
mbed_official 52:a51c77007319 504 {
mbed_official 52:a51c77007319 505 return SDIO->DCOUNT;
mbed_official 52:a51c77007319 506 }
mbed_official 52:a51c77007319 507
mbed_official 52:a51c77007319 508 /**
mbed_official 52:a51c77007319 509 * @brief Read one data word from Rx FIFO.
mbed_official 52:a51c77007319 510 * @param None
mbed_official 52:a51c77007319 511 * @retval Data received
mbed_official 52:a51c77007319 512 */
mbed_official 52:a51c77007319 513 uint32_t SDIO_ReadData(void)
mbed_official 52:a51c77007319 514 {
mbed_official 52:a51c77007319 515 return SDIO->FIFO;
mbed_official 52:a51c77007319 516 }
mbed_official 52:a51c77007319 517
mbed_official 52:a51c77007319 518 /**
mbed_official 52:a51c77007319 519 * @brief Write one data word to Tx FIFO.
mbed_official 52:a51c77007319 520 * @param Data: 32-bit data word to write.
mbed_official 52:a51c77007319 521 * @retval None
mbed_official 52:a51c77007319 522 */
mbed_official 52:a51c77007319 523 void SDIO_WriteData(uint32_t Data)
mbed_official 52:a51c77007319 524 {
mbed_official 52:a51c77007319 525 SDIO->FIFO = Data;
mbed_official 52:a51c77007319 526 }
mbed_official 52:a51c77007319 527
mbed_official 52:a51c77007319 528 /**
mbed_official 52:a51c77007319 529 * @brief Returns the number of words left to be written to or read from FIFO.
mbed_official 52:a51c77007319 530 * @param None
mbed_official 52:a51c77007319 531 * @retval Remaining number of words.
mbed_official 52:a51c77007319 532 */
mbed_official 52:a51c77007319 533 uint32_t SDIO_GetFIFOCount(void)
mbed_official 52:a51c77007319 534 {
mbed_official 52:a51c77007319 535 return SDIO->FIFOCNT;
mbed_official 52:a51c77007319 536 }
mbed_official 52:a51c77007319 537
mbed_official 52:a51c77007319 538 /**
mbed_official 52:a51c77007319 539 * @brief Starts the SD I/O Read Wait operation.
mbed_official 52:a51c77007319 540 * @param NewState: new state of the Start SDIO Read Wait operation.
mbed_official 52:a51c77007319 541 * This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 542 * @retval None
mbed_official 52:a51c77007319 543 */
mbed_official 52:a51c77007319 544 void SDIO_StartSDIOReadWait(FunctionalState NewState)
mbed_official 52:a51c77007319 545 {
mbed_official 52:a51c77007319 546 /* Check the parameters */
mbed_official 52:a51c77007319 547 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 548
mbed_official 52:a51c77007319 549 *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
mbed_official 52:a51c77007319 550 }
mbed_official 52:a51c77007319 551
mbed_official 52:a51c77007319 552 /**
mbed_official 52:a51c77007319 553 * @brief Stops the SD I/O Read Wait operation.
mbed_official 52:a51c77007319 554 * @param NewState: new state of the Stop SDIO Read Wait operation.
mbed_official 52:a51c77007319 555 * This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 556 * @retval None
mbed_official 52:a51c77007319 557 */
mbed_official 52:a51c77007319 558 void SDIO_StopSDIOReadWait(FunctionalState NewState)
mbed_official 52:a51c77007319 559 {
mbed_official 52:a51c77007319 560 /* Check the parameters */
mbed_official 52:a51c77007319 561 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 562
mbed_official 52:a51c77007319 563 *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
mbed_official 52:a51c77007319 564 }
mbed_official 52:a51c77007319 565
mbed_official 52:a51c77007319 566 /**
mbed_official 52:a51c77007319 567 * @brief Sets one of the two options of inserting read wait interval.
mbed_official 52:a51c77007319 568 * @param SDIO_ReadWaitMode: SD I/O Read Wait operation mode.
mbed_official 52:a51c77007319 569 * This parameter can be:
mbed_official 52:a51c77007319 570 * @arg SDIO_ReadWaitMode_CLK: Read Wait control by stopping SDIOCLK
mbed_official 52:a51c77007319 571 * @arg SDIO_ReadWaitMode_DATA2: Read Wait control using SDIO_DATA2
mbed_official 52:a51c77007319 572 * @retval None
mbed_official 52:a51c77007319 573 */
mbed_official 52:a51c77007319 574 void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
mbed_official 52:a51c77007319 575 {
mbed_official 52:a51c77007319 576 /* Check the parameters */
mbed_official 52:a51c77007319 577 assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
mbed_official 52:a51c77007319 578
mbed_official 52:a51c77007319 579 *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
mbed_official 52:a51c77007319 580 }
mbed_official 52:a51c77007319 581
mbed_official 52:a51c77007319 582 /**
mbed_official 52:a51c77007319 583 * @brief Enables or disables the SD I/O Mode Operation.
mbed_official 52:a51c77007319 584 * @param NewState: new state of SDIO specific operation.
mbed_official 52:a51c77007319 585 * This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 586 * @retval None
mbed_official 52:a51c77007319 587 */
mbed_official 52:a51c77007319 588 void SDIO_SetSDIOOperation(FunctionalState NewState)
mbed_official 52:a51c77007319 589 {
mbed_official 52:a51c77007319 590 /* Check the parameters */
mbed_official 52:a51c77007319 591 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 592
mbed_official 52:a51c77007319 593 *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
mbed_official 52:a51c77007319 594 }
mbed_official 52:a51c77007319 595
mbed_official 52:a51c77007319 596 /**
mbed_official 52:a51c77007319 597 * @brief Enables or disables the SD I/O Mode suspend command sending.
mbed_official 52:a51c77007319 598 * @param NewState: new state of the SD I/O Mode suspend command.
mbed_official 52:a51c77007319 599 * This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 600 * @retval None
mbed_official 52:a51c77007319 601 */
mbed_official 52:a51c77007319 602 void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
mbed_official 52:a51c77007319 603 {
mbed_official 52:a51c77007319 604 /* Check the parameters */
mbed_official 52:a51c77007319 605 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 606
mbed_official 52:a51c77007319 607 *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
mbed_official 52:a51c77007319 608 }
mbed_official 52:a51c77007319 609
mbed_official 52:a51c77007319 610 /**
mbed_official 52:a51c77007319 611 * @brief Enables or disables the command completion signal.
mbed_official 52:a51c77007319 612 * @param NewState: new state of command completion signal.
mbed_official 52:a51c77007319 613 * This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 614 * @retval None
mbed_official 52:a51c77007319 615 */
mbed_official 52:a51c77007319 616 void SDIO_CommandCompletionCmd(FunctionalState NewState)
mbed_official 52:a51c77007319 617 {
mbed_official 52:a51c77007319 618 /* Check the parameters */
mbed_official 52:a51c77007319 619 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 620
mbed_official 52:a51c77007319 621 *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
mbed_official 52:a51c77007319 622 }
mbed_official 52:a51c77007319 623
mbed_official 52:a51c77007319 624 /**
mbed_official 52:a51c77007319 625 * @brief Enables or disables the CE-ATA interrupt.
mbed_official 52:a51c77007319 626 * @param NewState: new state of CE-ATA interrupt. This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 627 * @retval None
mbed_official 52:a51c77007319 628 */
mbed_official 52:a51c77007319 629 void SDIO_CEATAITCmd(FunctionalState NewState)
mbed_official 52:a51c77007319 630 {
mbed_official 52:a51c77007319 631 /* Check the parameters */
mbed_official 52:a51c77007319 632 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 633
mbed_official 52:a51c77007319 634 *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
mbed_official 52:a51c77007319 635 }
mbed_official 52:a51c77007319 636
mbed_official 52:a51c77007319 637 /**
mbed_official 52:a51c77007319 638 * @brief Sends CE-ATA command (CMD61).
mbed_official 52:a51c77007319 639 * @param NewState: new state of CE-ATA command. This parameter can be: ENABLE or DISABLE.
mbed_official 52:a51c77007319 640 * @retval None
mbed_official 52:a51c77007319 641 */
mbed_official 52:a51c77007319 642 void SDIO_SendCEATACmd(FunctionalState NewState)
mbed_official 52:a51c77007319 643 {
mbed_official 52:a51c77007319 644 /* Check the parameters */
mbed_official 52:a51c77007319 645 assert_param(IS_FUNCTIONAL_STATE(NewState));
mbed_official 52:a51c77007319 646
mbed_official 52:a51c77007319 647 *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
mbed_official 52:a51c77007319 648 }
mbed_official 52:a51c77007319 649
mbed_official 52:a51c77007319 650 /**
mbed_official 52:a51c77007319 651 * @brief Checks whether the specified SDIO flag is set or not.
mbed_official 52:a51c77007319 652 * @param SDIO_FLAG: specifies the flag to check.
mbed_official 52:a51c77007319 653 * This parameter can be one of the following values:
mbed_official 52:a51c77007319 654 * @arg SDIO_FLAG_CCRCFAIL: Command response received (CRC check failed)
mbed_official 52:a51c77007319 655 * @arg SDIO_FLAG_DCRCFAIL: Data block sent/received (CRC check failed)
mbed_official 52:a51c77007319 656 * @arg SDIO_FLAG_CTIMEOUT: Command response timeout
mbed_official 52:a51c77007319 657 * @arg SDIO_FLAG_DTIMEOUT: Data timeout
mbed_official 52:a51c77007319 658 * @arg SDIO_FLAG_TXUNDERR: Transmit FIFO underrun error
mbed_official 52:a51c77007319 659 * @arg SDIO_FLAG_RXOVERR: Received FIFO overrun error
mbed_official 52:a51c77007319 660 * @arg SDIO_FLAG_CMDREND: Command response received (CRC check passed)
mbed_official 52:a51c77007319 661 * @arg SDIO_FLAG_CMDSENT: Command sent (no response required)
mbed_official 52:a51c77007319 662 * @arg SDIO_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero)
mbed_official 52:a51c77007319 663 * @arg SDIO_FLAG_STBITERR: Start bit not detected on all data signals in wide
mbed_official 52:a51c77007319 664 * bus mode.
mbed_official 52:a51c77007319 665 * @arg SDIO_FLAG_DBCKEND: Data block sent/received (CRC check passed)
mbed_official 52:a51c77007319 666 * @arg SDIO_FLAG_CMDACT: Command transfer in progress
mbed_official 52:a51c77007319 667 * @arg SDIO_FLAG_TXACT: Data transmit in progress
mbed_official 52:a51c77007319 668 * @arg SDIO_FLAG_RXACT: Data receive in progress
mbed_official 52:a51c77007319 669 * @arg SDIO_FLAG_TXFIFOHE: Transmit FIFO Half Empty
mbed_official 52:a51c77007319 670 * @arg SDIO_FLAG_RXFIFOHF: Receive FIFO Half Full
mbed_official 52:a51c77007319 671 * @arg SDIO_FLAG_TXFIFOF: Transmit FIFO full
mbed_official 52:a51c77007319 672 * @arg SDIO_FLAG_RXFIFOF: Receive FIFO full
mbed_official 52:a51c77007319 673 * @arg SDIO_FLAG_TXFIFOE: Transmit FIFO empty
mbed_official 52:a51c77007319 674 * @arg SDIO_FLAG_RXFIFOE: Receive FIFO empty
mbed_official 52:a51c77007319 675 * @arg SDIO_FLAG_TXDAVL: Data available in transmit FIFO
mbed_official 52:a51c77007319 676 * @arg SDIO_FLAG_RXDAVL: Data available in receive FIFO
mbed_official 52:a51c77007319 677 * @arg SDIO_FLAG_SDIOIT: SD I/O interrupt received
mbed_official 52:a51c77007319 678 * @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
mbed_official 52:a51c77007319 679 * @retval The new state of SDIO_FLAG (SET or RESET).
mbed_official 52:a51c77007319 680 */
mbed_official 52:a51c77007319 681 FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG)
mbed_official 52:a51c77007319 682 {
mbed_official 52:a51c77007319 683 FlagStatus bitstatus = RESET;
mbed_official 52:a51c77007319 684
mbed_official 52:a51c77007319 685 /* Check the parameters */
mbed_official 52:a51c77007319 686 assert_param(IS_SDIO_FLAG(SDIO_FLAG));
mbed_official 52:a51c77007319 687
mbed_official 52:a51c77007319 688 if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
mbed_official 52:a51c77007319 689 {
mbed_official 52:a51c77007319 690 bitstatus = SET;
mbed_official 52:a51c77007319 691 }
mbed_official 52:a51c77007319 692 else
mbed_official 52:a51c77007319 693 {
mbed_official 52:a51c77007319 694 bitstatus = RESET;
mbed_official 52:a51c77007319 695 }
mbed_official 52:a51c77007319 696 return bitstatus;
mbed_official 52:a51c77007319 697 }
mbed_official 52:a51c77007319 698
mbed_official 52:a51c77007319 699 /**
mbed_official 52:a51c77007319 700 * @brief Clears the SDIO's pending flags.
mbed_official 52:a51c77007319 701 * @param SDIO_FLAG: specifies the flag to clear.
mbed_official 52:a51c77007319 702 * This parameter can be one or a combination of the following values:
mbed_official 52:a51c77007319 703 * @arg SDIO_FLAG_CCRCFAIL: Command response received (CRC check failed)
mbed_official 52:a51c77007319 704 * @arg SDIO_FLAG_DCRCFAIL: Data block sent/received (CRC check failed)
mbed_official 52:a51c77007319 705 * @arg SDIO_FLAG_CTIMEOUT: Command response timeout
mbed_official 52:a51c77007319 706 * @arg SDIO_FLAG_DTIMEOUT: Data timeout
mbed_official 52:a51c77007319 707 * @arg SDIO_FLAG_TXUNDERR: Transmit FIFO underrun error
mbed_official 52:a51c77007319 708 * @arg SDIO_FLAG_RXOVERR: Received FIFO overrun error
mbed_official 52:a51c77007319 709 * @arg SDIO_FLAG_CMDREND: Command response received (CRC check passed)
mbed_official 52:a51c77007319 710 * @arg SDIO_FLAG_CMDSENT: Command sent (no response required)
mbed_official 52:a51c77007319 711 * @arg SDIO_FLAG_DATAEND: Data end (data counter, SDIDCOUNT, is zero)
mbed_official 52:a51c77007319 712 * @arg SDIO_FLAG_STBITERR: Start bit not detected on all data signals in wide
mbed_official 52:a51c77007319 713 * bus mode
mbed_official 52:a51c77007319 714 * @arg SDIO_FLAG_DBCKEND: Data block sent/received (CRC check passed)
mbed_official 52:a51c77007319 715 * @arg SDIO_FLAG_SDIOIT: SD I/O interrupt received
mbed_official 52:a51c77007319 716 * @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
mbed_official 52:a51c77007319 717 * @retval None
mbed_official 52:a51c77007319 718 */
mbed_official 52:a51c77007319 719 void SDIO_ClearFlag(uint32_t SDIO_FLAG)
mbed_official 52:a51c77007319 720 {
mbed_official 52:a51c77007319 721 /* Check the parameters */
mbed_official 52:a51c77007319 722 assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
mbed_official 52:a51c77007319 723
mbed_official 52:a51c77007319 724 SDIO->ICR = SDIO_FLAG;
mbed_official 52:a51c77007319 725 }
mbed_official 52:a51c77007319 726
mbed_official 52:a51c77007319 727 /**
mbed_official 52:a51c77007319 728 * @brief Checks whether the specified SDIO interrupt has occurred or not.
mbed_official 52:a51c77007319 729 * @param SDIO_IT: specifies the SDIO interrupt source to check.
mbed_official 52:a51c77007319 730 * This parameter can be one of the following values:
mbed_official 52:a51c77007319 731 * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
mbed_official 52:a51c77007319 732 * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
mbed_official 52:a51c77007319 733 * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
mbed_official 52:a51c77007319 734 * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
mbed_official 52:a51c77007319 735 * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
mbed_official 52:a51c77007319 736 * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt
mbed_official 52:a51c77007319 737 * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt
mbed_official 52:a51c77007319 738 * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt
mbed_official 52:a51c77007319 739 * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
mbed_official 52:a51c77007319 740 * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide
mbed_official 52:a51c77007319 741 * bus mode interrupt
mbed_official 52:a51c77007319 742 * @arg SDIO_IT_DBCKEND: Data block sent/received (CRC check passed) interrupt
mbed_official 52:a51c77007319 743 * @arg SDIO_IT_CMDACT: Command transfer in progress interrupt
mbed_official 52:a51c77007319 744 * @arg SDIO_IT_TXACT: Data transmit in progress interrupt
mbed_official 52:a51c77007319 745 * @arg SDIO_IT_RXACT: Data receive in progress interrupt
mbed_official 52:a51c77007319 746 * @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
mbed_official 52:a51c77007319 747 * @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt
mbed_official 52:a51c77007319 748 * @arg SDIO_IT_TXFIFOF: Transmit FIFO full interrupt
mbed_official 52:a51c77007319 749 * @arg SDIO_IT_RXFIFOF: Receive FIFO full interrupt
mbed_official 52:a51c77007319 750 * @arg SDIO_IT_TXFIFOE: Transmit FIFO empty interrupt
mbed_official 52:a51c77007319 751 * @arg SDIO_IT_RXFIFOE: Receive FIFO empty interrupt
mbed_official 52:a51c77007319 752 * @arg SDIO_IT_TXDAVL: Data available in transmit FIFO interrupt
mbed_official 52:a51c77007319 753 * @arg SDIO_IT_RXDAVL: Data available in receive FIFO interrupt
mbed_official 52:a51c77007319 754 * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt
mbed_official 52:a51c77007319 755 * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
mbed_official 52:a51c77007319 756 * @retval The new state of SDIO_IT (SET or RESET).
mbed_official 52:a51c77007319 757 */
mbed_official 52:a51c77007319 758 ITStatus SDIO_GetITStatus(uint32_t SDIO_IT)
mbed_official 52:a51c77007319 759 {
mbed_official 52:a51c77007319 760 ITStatus bitstatus = RESET;
mbed_official 52:a51c77007319 761
mbed_official 52:a51c77007319 762 /* Check the parameters */
mbed_official 52:a51c77007319 763 assert_param(IS_SDIO_GET_IT(SDIO_IT));
mbed_official 52:a51c77007319 764 if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)
mbed_official 52:a51c77007319 765 {
mbed_official 52:a51c77007319 766 bitstatus = SET;
mbed_official 52:a51c77007319 767 }
mbed_official 52:a51c77007319 768 else
mbed_official 52:a51c77007319 769 {
mbed_official 52:a51c77007319 770 bitstatus = RESET;
mbed_official 52:a51c77007319 771 }
mbed_official 52:a51c77007319 772 return bitstatus;
mbed_official 52:a51c77007319 773 }
mbed_official 52:a51c77007319 774
mbed_official 52:a51c77007319 775 /**
mbed_official 52:a51c77007319 776 * @brief Clears the SDIO's interrupt pending bits.
mbed_official 52:a51c77007319 777 * @param SDIO_IT: specifies the interrupt pending bit to clear.
mbed_official 52:a51c77007319 778 * This parameter can be one or a combination of the following values:
mbed_official 52:a51c77007319 779 * @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
mbed_official 52:a51c77007319 780 * @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
mbed_official 52:a51c77007319 781 * @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
mbed_official 52:a51c77007319 782 * @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
mbed_official 52:a51c77007319 783 * @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
mbed_official 52:a51c77007319 784 * @arg SDIO_IT_RXOVERR: Received FIFO overrun error interrupt
mbed_official 52:a51c77007319 785 * @arg SDIO_IT_CMDREND: Command response received (CRC check passed) interrupt
mbed_official 52:a51c77007319 786 * @arg SDIO_IT_CMDSENT: Command sent (no response required) interrupt
mbed_official 52:a51c77007319 787 * @arg SDIO_IT_DATAEND: Data end (data counter, SDIDCOUNT, is zero) interrupt
mbed_official 52:a51c77007319 788 * @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide
mbed_official 52:a51c77007319 789 * bus mode interrupt
mbed_official 52:a51c77007319 790 * @arg SDIO_IT_SDIOIT: SD I/O interrupt received interrupt
mbed_official 52:a51c77007319 791 * @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61
mbed_official 52:a51c77007319 792 * @retval None
mbed_official 52:a51c77007319 793 */
mbed_official 52:a51c77007319 794 void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
mbed_official 52:a51c77007319 795 {
mbed_official 52:a51c77007319 796 /* Check the parameters */
mbed_official 52:a51c77007319 797 assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
mbed_official 52:a51c77007319 798
mbed_official 52:a51c77007319 799 SDIO->ICR = SDIO_IT;
mbed_official 52:a51c77007319 800 }
mbed_official 52:a51c77007319 801
mbed_official 52:a51c77007319 802 /**
mbed_official 52:a51c77007319 803 * @}
mbed_official 52:a51c77007319 804 */
mbed_official 52:a51c77007319 805
mbed_official 52:a51c77007319 806 /**
mbed_official 52:a51c77007319 807 * @}
mbed_official 52:a51c77007319 808 */
mbed_official 52:a51c77007319 809
mbed_official 52:a51c77007319 810 /**
mbed_official 52:a51c77007319 811 * @}
mbed_official 52:a51c77007319 812 */
mbed_official 52:a51c77007319 813
mbed_official 52:a51c77007319 814 /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/