Flotsam / mbed-modifed

Modified version of the mbed library for use with the Nucleo boards.

Dependents:   EEPROMWrite Full-Project

Fork of mbed-src by mbed official

targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_NUCLEO_F030R8/system_stm32f0xx.c@630:825f75ca301e, 2015-09-28 (annotated)

Committer:
mbed_official
Date:
Mon Sep 28 10:45:10 2015 +0100
Revision:
630:825f75ca301e
Parent:
583:967d0d8b7aed 
Synchronized with git revision 54fbe4144faf309c37205a5d39fa665daa919f10



Full URL: https://github.com/mbedmicro/mbed/commit/54fbe4144faf309c37205a5d39fa665daa919f10/



NUCLEO_F031K6 : Add new target

Who changed what in which revision?

UserRevisionLine numberNew contents of line
mbed_official 392:2b59412bb664 1 /**
mbed_official 392:2b59412bb664 2 ******************************************************************************
mbed_official 392:2b59412bb664 3 * @file system_stm32f0xx.c
mbed_official 392:2b59412bb664 4 * @author MCD Application Team
mbed_official 630:825f75ca301e 5 * @version V2.2.2
mbed_official 630:825f75ca301e 6 * @date 26-June-2015
mbed_official 392:2b59412bb664 7 * @brief CMSIS Cortex-M0 Device Peripheral Access Layer System Source File.
mbed_official 392:2b59412bb664 8 *
mbed_official 392:2b59412bb664 9 * 1. This file provides two functions and one global variable to be called from
mbed_official 392:2b59412bb664 10 * user application:
mbed_official 392:2b59412bb664 11 * - SystemInit(): This function is called at startup just after reset and
mbed_official 392:2b59412bb664 12 * before branch to main program. This call is made inside
mbed_official 392:2b59412bb664 13 * the "startup_stm32f0xx.s" file.
mbed_official 392:2b59412bb664 14 *
mbed_official 392:2b59412bb664 15 * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
mbed_official 392:2b59412bb664 16 * by the user application to setup the SysTick
mbed_official 392:2b59412bb664 17 * timer or configure other parameters.
mbed_official 392:2b59412bb664 18 *
mbed_official 392:2b59412bb664 19 * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
mbed_official 392:2b59412bb664 20 * be called whenever the core clock is changed
mbed_official 392:2b59412bb664 21 * during program execution.
mbed_official 392:2b59412bb664 22 *
mbed_official 392:2b59412bb664 23 * 2. After each device reset the HSI (8 MHz) is used as system clock source.
mbed_official 392:2b59412bb664 24 * Then SystemInit() function is called, in "startup_stm32f0xx.s" file, to
mbed_official 392:2b59412bb664 25 * configure the system clock before to branch to main program.
mbed_official 392:2b59412bb664 26 *
mbed_official 392:2b59412bb664 27 * 3. This file configures the system clock as follows:
mbed_official 392:2b59412bb664 28 *=============================================================================
mbed_official 392:2b59412bb664 29 * System clock source | 1- PLL_HSE_EXTC | 3- PLL_HSI
mbed_official 392:2b59412bb664 30 * | (external 8 MHz clock) | (internal 48 MHz)
mbed_official 392:2b59412bb664 31 * | 2- PLL_HSE_XTAL |
mbed_official 392:2b59412bb664 32 * | (external 8 MHz xtal) |
mbed_official 392:2b59412bb664 33 *-----------------------------------------------------------------------------
mbed_official 392:2b59412bb664 34 * SYSCLK(MHz) | 48 | 48
mbed_official 392:2b59412bb664 35 *-----------------------------------------------------------------------------
mbed_official 392:2b59412bb664 36 * AHBCLK (MHz) | 48 | 48
mbed_official 392:2b59412bb664 37 *-----------------------------------------------------------------------------
mbed_official 392:2b59412bb664 38 * APB1CLK (MHz) | 48 | 48
mbed_official 392:2b59412bb664 39 *-----------------------------------------------------------------------------
mbed_official 392:2b59412bb664 40 * USB capable (48 MHz precise clock) | YES | YES
mbed_official 392:2b59412bb664 41 *=============================================================================
mbed_official 392:2b59412bb664 42 ******************************************************************************
mbed_official 392:2b59412bb664 43 * @attention
mbed_official 392:2b59412bb664 44 *
mbed_official 630:825f75ca301e 45 * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
mbed_official 392:2b59412bb664 46 *
mbed_official 392:2b59412bb664 47 * Redistribution and use in source and binary forms, with or without modification,
mbed_official 392:2b59412bb664 48 * are permitted provided that the following conditions are met:
mbed_official 392:2b59412bb664 49 * 1. Redistributions of source code must retain the above copyright notice,
mbed_official 392:2b59412bb664 50 * this list of conditions and the following disclaimer.
mbed_official 392:2b59412bb664 51 * 2. Redistributions in binary form must reproduce the above copyright notice,
mbed_official 392:2b59412bb664 52 * this list of conditions and the following disclaimer in the documentation
mbed_official 392:2b59412bb664 53 * and/or other materials provided with the distribution.
mbed_official 392:2b59412bb664 54 * 3. Neither the name of STMicroelectronics nor the names of its contributors
mbed_official 392:2b59412bb664 55 * may be used to endorse or promote products derived from this software
mbed_official 392:2b59412bb664 56 * without specific prior written permission.
mbed_official 392:2b59412bb664 57 *
mbed_official 392:2b59412bb664 58 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
mbed_official 392:2b59412bb664 59 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
mbed_official 392:2b59412bb664 60 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
mbed_official 392:2b59412bb664 61 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
mbed_official 392:2b59412bb664 62 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
mbed_official 392:2b59412bb664 63 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
mbed_official 392:2b59412bb664 64 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
mbed_official 392:2b59412bb664 65 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
mbed_official 392:2b59412bb664 66 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
mbed_official 392:2b59412bb664 67 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
mbed_official 392:2b59412bb664 68 *
mbed_official 392:2b59412bb664 69 ******************************************************************************
mbed_official 392:2b59412bb664 70 */
mbed_official 392:2b59412bb664 71
mbed_official 392:2b59412bb664 72 /** @addtogroup CMSIS
mbed_official 392:2b59412bb664 73 * @{
mbed_official 392:2b59412bb664 74 */
mbed_official 392:2b59412bb664 75
mbed_official 392:2b59412bb664 76 /** @addtogroup stm32f0xx_system
mbed_official 392:2b59412bb664 77 * @{
mbed_official 392:2b59412bb664 78 */
mbed_official 392:2b59412bb664 79
mbed_official 392:2b59412bb664 80 /** @addtogroup STM32F0xx_System_Private_Includes
mbed_official 392:2b59412bb664 81 * @{
mbed_official 392:2b59412bb664 82 */
mbed_official 392:2b59412bb664 83
mbed_official 392:2b59412bb664 84 #include "stm32f0xx.h"
mbed_official 392:2b59412bb664 85
mbed_official 392:2b59412bb664 86 /**
mbed_official 392:2b59412bb664 87 * @}
mbed_official 392:2b59412bb664 88 */
mbed_official 392:2b59412bb664 89
mbed_official 392:2b59412bb664 90 /** @addtogroup STM32F0xx_System_Private_TypesDefinitions
mbed_official 392:2b59412bb664 91 * @{
mbed_official 392:2b59412bb664 92 */
mbed_official 392:2b59412bb664 93
mbed_official 392:2b59412bb664 94 /**
mbed_official 392:2b59412bb664 95 * @}
mbed_official 392:2b59412bb664 96 */
mbed_official 392:2b59412bb664 97
mbed_official 392:2b59412bb664 98 /** @addtogroup STM32F0xx_System_Private_Defines
mbed_official 392:2b59412bb664 99 * @{
mbed_official 392:2b59412bb664 100 */
mbed_official 392:2b59412bb664 101 #if !defined (HSE_VALUE)
mbed_official 392:2b59412bb664 102 #define HSE_VALUE ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
mbed_official 392:2b59412bb664 103 This value can be provided and adapted by the user application. */
mbed_official 392:2b59412bb664 104 #endif /* HSE_VALUE */
mbed_official 392:2b59412bb664 105
mbed_official 392:2b59412bb664 106 #if !defined (HSI_VALUE)
mbed_official 392:2b59412bb664 107 #define HSI_VALUE ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
mbed_official 392:2b59412bb664 108 This value can be provided and adapted by the user application. */
mbed_official 392:2b59412bb664 109 #endif /* HSI_VALUE */
mbed_official 630:825f75ca301e 110
mbed_official 392:2b59412bb664 111 /**
mbed_official 392:2b59412bb664 112 * @}
mbed_official 392:2b59412bb664 113 */
mbed_official 392:2b59412bb664 114
mbed_official 392:2b59412bb664 115 /** @addtogroup STM32F0xx_System_Private_Macros
mbed_official 392:2b59412bb664 116 * @{
mbed_official 392:2b59412bb664 117 */
mbed_official 392:2b59412bb664 118
mbed_official 392:2b59412bb664 119 /* Select the clock sources (other than HSI) to start with (0=OFF, 1=ON) */
mbed_official 392:2b59412bb664 120 #define USE_PLL_HSE_EXTC (1) /* Use external clock */
mbed_official 392:2b59412bb664 121 #define USE_PLL_HSE_XTAL (1) /* Use external xtal */
mbed_official 392:2b59412bb664 122
mbed_official 392:2b59412bb664 123 /**
mbed_official 392:2b59412bb664 124 * @}
mbed_official 392:2b59412bb664 125 */
mbed_official 392:2b59412bb664 126
mbed_official 392:2b59412bb664 127 /** @addtogroup STM32F0xx_System_Private_Variables
mbed_official 392:2b59412bb664 128 * @{
mbed_official 392:2b59412bb664 129 */
mbed_official 392:2b59412bb664 130 /* This variable is updated in three ways:
mbed_official 392:2b59412bb664 131 1) by calling CMSIS function SystemCoreClockUpdate()
mbed_official 392:2b59412bb664 132 2) by calling HAL API function HAL_RCC_GetHCLKFreq()
mbed_official 392:2b59412bb664 133 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
mbed_official 392:2b59412bb664 134 Note: If you use this function to configure the system clock there is no need to
mbed_official 392:2b59412bb664 135 call the 2 first functions listed above, since SystemCoreClock variable is
mbed_official 392:2b59412bb664 136 updated automatically.
mbed_official 392:2b59412bb664 137 */
mbed_official 392:2b59412bb664 138 uint32_t SystemCoreClock = 48000000;
mbed_official 441:d2c15dda23c1 139
mbed_official 392:2b59412bb664 140 const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
mbed_official 392:2b59412bb664 141
mbed_official 392:2b59412bb664 142 /**
mbed_official 392:2b59412bb664 143 * @}
mbed_official 392:2b59412bb664 144 */
mbed_official 392:2b59412bb664 145
mbed_official 392:2b59412bb664 146 /** @addtogroup STM32F0xx_System_Private_FunctionPrototypes
mbed_official 392:2b59412bb664 147 * @{
mbed_official 392:2b59412bb664 148 */
mbed_official 392:2b59412bb664 149
mbed_official 392:2b59412bb664 150 #if (USE_PLL_HSE_XTAL != 0) || (USE_PLL_HSE_EXTC != 0)
mbed_official 392:2b59412bb664 151 uint8_t SetSysClock_PLL_HSE(uint8_t bypass);
mbed_official 392:2b59412bb664 152 #endif
mbed_official 392:2b59412bb664 153
mbed_official 392:2b59412bb664 154 uint8_t SetSysClock_PLL_HSI(void);
mbed_official 392:2b59412bb664 155
mbed_official 392:2b59412bb664 156 /**
mbed_official 392:2b59412bb664 157 * @}
mbed_official 392:2b59412bb664 158 */
mbed_official 392:2b59412bb664 159
mbed_official 392:2b59412bb664 160 /** @addtogroup STM32F0xx_System_Private_Functions
mbed_official 392:2b59412bb664 161 * @{
mbed_official 392:2b59412bb664 162 */
mbed_official 392:2b59412bb664 163
mbed_official 392:2b59412bb664 164 /**
mbed_official 392:2b59412bb664 165 * @brief Setup the microcontroller system.
mbed_official 392:2b59412bb664 166 * Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
mbed_official 392:2b59412bb664 167 * @param None
mbed_official 392:2b59412bb664 168 * @retval None
mbed_official 392:2b59412bb664 169 */
mbed_official 392:2b59412bb664 170 void SystemInit(void)
mbed_official 392:2b59412bb664 171 {
mbed_official 392:2b59412bb664 172 /* Reset the RCC clock configuration to the default reset state ------------*/
mbed_official 392:2b59412bb664 173 /* Set HSION bit */
mbed_official 392:2b59412bb664 174 RCC->CR |= (uint32_t)0x00000001;
mbed_official 392:2b59412bb664 175
mbed_official 392:2b59412bb664 176 #if defined (STM32F051x8) || defined (STM32F058x8)
mbed_official 392:2b59412bb664 177 /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
mbed_official 392:2b59412bb664 178 RCC->CFGR &= (uint32_t)0xF8FFB80C;
mbed_official 392:2b59412bb664 179 #else
mbed_official 392:2b59412bb664 180 /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
mbed_official 392:2b59412bb664 181 RCC->CFGR &= (uint32_t)0x08FFB80C;
mbed_official 392:2b59412bb664 182 #endif /* STM32F051x8 or STM32F058x8 */
mbed_official 392:2b59412bb664 183
mbed_official 392:2b59412bb664 184 /* Reset HSEON, CSSON and PLLON bits */
mbed_official 392:2b59412bb664 185 RCC->CR &= (uint32_t)0xFEF6FFFF;
mbed_official 392:2b59412bb664 186
mbed_official 392:2b59412bb664 187 /* Reset HSEBYP bit */
mbed_official 392:2b59412bb664 188 RCC->CR &= (uint32_t)0xFFFBFFFF;
mbed_official 392:2b59412bb664 189
mbed_official 392:2b59412bb664 190 /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
mbed_official 392:2b59412bb664 191 RCC->CFGR &= (uint32_t)0xFFC0FFFF;
mbed_official 392:2b59412bb664 192
mbed_official 392:2b59412bb664 193 /* Reset PREDIV[3:0] bits */
mbed_official 392:2b59412bb664 194 RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
mbed_official 392:2b59412bb664 195
mbed_official 630:825f75ca301e 196 #if defined (STM32F072xB) || defined (STM32F078xx)
mbed_official 441:d2c15dda23c1 197 /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
mbed_official 392:2b59412bb664 198 RCC->CFGR3 &= (uint32_t)0xFFFCFE2C;
mbed_official 441:d2c15dda23c1 199 #elif defined (STM32F071xB)
mbed_official 441:d2c15dda23c1 200 /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
mbed_official 441:d2c15dda23c1 201 RCC->CFGR3 &= (uint32_t)0xFFFFCEAC;
mbed_official 392:2b59412bb664 202 #elif defined (STM32F091xC) || defined (STM32F098xx)
mbed_official 441:d2c15dda23c1 203 /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
mbed_official 441:d2c15dda23c1 204 RCC->CFGR3 &= (uint32_t)0xFFF0FEAC;
mbed_official 441:d2c15dda23c1 205 #elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
mbed_official 441:d2c15dda23c1 206 /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
mbed_official 441:d2c15dda23c1 207 RCC->CFGR3 &= (uint32_t)0xFFFFFEEC;
mbed_official 441:d2c15dda23c1 208 #elif defined (STM32F051x8) || defined (STM32F058xx)
mbed_official 441:d2c15dda23c1 209 /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
mbed_official 441:d2c15dda23c1 210 RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
mbed_official 441:d2c15dda23c1 211 #elif defined (STM32F042x6) || defined (STM32F048xx)
mbed_official 441:d2c15dda23c1 212 /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
mbed_official 441:d2c15dda23c1 213 RCC->CFGR3 &= (uint32_t)0xFFFFFE2C;
mbed_official 441:d2c15dda23c1 214 #elif defined (STM32F070x6) || defined (STM32F070xB)
mbed_official 441:d2c15dda23c1 215 /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
mbed_official 441:d2c15dda23c1 216 RCC->CFGR3 &= (uint32_t)0xFFFFFE6C;
mbed_official 441:d2c15dda23c1 217 /* Set default USB clock to PLLCLK, since there is no HSI48 */
mbed_official 441:d2c15dda23c1 218 RCC->CFGR3 |= (uint32_t)0x00000080;
mbed_official 392:2b59412bb664 219 #else
mbed_official 441:d2c15dda23c1 220 #warning "No target selected"
mbed_official 392:2b59412bb664 221 #endif
mbed_official 392:2b59412bb664 222
mbed_official 392:2b59412bb664 223 /* Reset HSI14 bit */
mbed_official 392:2b59412bb664 224 RCC->CR2 &= (uint32_t)0xFFFFFFFE;
mbed_official 392:2b59412bb664 225
mbed_official 392:2b59412bb664 226 /* Disable all interrupts */
mbed_official 392:2b59412bb664 227 RCC->CIR = 0x00000000;
mbed_official 392:2b59412bb664 228 }
mbed_official 392:2b59412bb664 229
mbed_official 392:2b59412bb664 230 /**
mbed_official 392:2b59412bb664 231 * @brief Update SystemCoreClock variable according to Clock Register Values.
mbed_official 392:2b59412bb664 232 * The SystemCoreClock variable contains the core clock (HCLK), it can
mbed_official 392:2b59412bb664 233 * be used by the user application to setup the SysTick timer or configure
mbed_official 392:2b59412bb664 234 * other parameters.
mbed_official 392:2b59412bb664 235 *
mbed_official 392:2b59412bb664 236 * @note Each time the core clock (HCLK) changes, this function must be called
mbed_official 392:2b59412bb664 237 * to update SystemCoreClock variable value. Otherwise, any configuration
mbed_official 392:2b59412bb664 238 * based on this variable will be incorrect.
mbed_official 392:2b59412bb664 239 *
mbed_official 392:2b59412bb664 240 * @note - The system frequency computed by this function is not the real
mbed_official 392:2b59412bb664 241 * frequency in the chip. It is calculated based on the predefined
mbed_official 392:2b59412bb664 242 * constant and the selected clock source:
mbed_official 392:2b59412bb664 243 *
mbed_official 392:2b59412bb664 244 * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
mbed_official 392:2b59412bb664 245 *
mbed_official 392:2b59412bb664 246 * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
mbed_official 392:2b59412bb664 247 *
mbed_official 392:2b59412bb664 248 * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
mbed_official 392:2b59412bb664 249 * or HSI_VALUE(*) multiplied/divided by the PLL factors.
mbed_official 392:2b59412bb664 250 *
mbed_official 392:2b59412bb664 251 * (*) HSI_VALUE is a constant defined in stm32f0xx_hal.h file (default value
mbed_official 392:2b59412bb664 252 * 8 MHz) but the real value may vary depending on the variations
mbed_official 392:2b59412bb664 253 * in voltage and temperature.
mbed_official 392:2b59412bb664 254 *
mbed_official 392:2b59412bb664 255 * (**) HSE_VALUE is a constant defined in stm32f0xx_hal.h file (default value
mbed_official 392:2b59412bb664 256 * 8 MHz), user has to ensure that HSE_VALUE is same as the real
mbed_official 392:2b59412bb664 257 * frequency of the crystal used. Otherwise, this function may
mbed_official 392:2b59412bb664 258 * have wrong result.
mbed_official 392:2b59412bb664 259 *
mbed_official 392:2b59412bb664 260 * - The result of this function could be not correct when using fractional
mbed_official 392:2b59412bb664 261 * value for HSE crystal.
mbed_official 392:2b59412bb664 262 *
mbed_official 392:2b59412bb664 263 * @param None
mbed_official 392:2b59412bb664 264 * @retval None
mbed_official 392:2b59412bb664 265 */
mbed_official 392:2b59412bb664 266 void SystemCoreClockUpdate (void)
mbed_official 392:2b59412bb664 267 {
mbed_official 392:2b59412bb664 268 uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
mbed_official 392:2b59412bb664 269
mbed_official 392:2b59412bb664 270 /* Get SYSCLK source -------------------------------------------------------*/
mbed_official 392:2b59412bb664 271 tmp = RCC->CFGR & RCC_CFGR_SWS;
mbed_official 392:2b59412bb664 272
mbed_official 392:2b59412bb664 273 switch (tmp)
mbed_official 392:2b59412bb664 274 {
mbed_official 392:2b59412bb664 275 case RCC_CFGR_SWS_HSI: /* HSI used as system clock */
mbed_official 392:2b59412bb664 276 SystemCoreClock = HSI_VALUE;
mbed_official 392:2b59412bb664 277 break;
mbed_official 392:2b59412bb664 278 case RCC_CFGR_SWS_HSE: /* HSE used as system clock */
mbed_official 392:2b59412bb664 279 SystemCoreClock = HSE_VALUE;
mbed_official 392:2b59412bb664 280 break;
mbed_official 392:2b59412bb664 281 case RCC_CFGR_SWS_PLL: /* PLL used as system clock */
mbed_official 392:2b59412bb664 282 /* Get PLL clock source and multiplication factor ----------------------*/
mbed_official 392:2b59412bb664 283 pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
mbed_official 392:2b59412bb664 284 pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
mbed_official 392:2b59412bb664 285 pllmull = ( pllmull >> 18) + 2;
mbed_official 392:2b59412bb664 286 predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
mbed_official 392:2b59412bb664 287
mbed_official 392:2b59412bb664 288 if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
mbed_official 392:2b59412bb664 289 {
mbed_official 392:2b59412bb664 290 /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
mbed_official 392:2b59412bb664 291 SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
mbed_official 392:2b59412bb664 292 }
mbed_official 392:2b59412bb664 293 #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F091xC) || defined(STM32F098xx)
mbed_official 392:2b59412bb664 294 else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
mbed_official 392:2b59412bb664 295 {
mbed_official 392:2b59412bb664 296 /* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */
mbed_official 392:2b59412bb664 297 SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
mbed_official 392:2b59412bb664 298 }
mbed_official 392:2b59412bb664 299 #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */
mbed_official 392:2b59412bb664 300 else
mbed_official 392:2b59412bb664 301 {
mbed_official 630:825f75ca301e 302 #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) \
mbed_official 630:825f75ca301e 303 || defined(STM32F078xx) || defined(STM32F071xB) || defined(STM32F072xB) \
mbed_official 630:825f75ca301e 304 || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC)
mbed_official 392:2b59412bb664 305 /* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */
mbed_official 392:2b59412bb664 306 SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
mbed_official 392:2b59412bb664 307 #else
mbed_official 392:2b59412bb664 308 /* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */
mbed_official 392:2b59412bb664 309 SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
mbed_official 441:d2c15dda23c1 310 #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 ||
mbed_official 441:d2c15dda23c1 311 STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
mbed_official 441:d2c15dda23c1 312 STM32F091xC || STM32F098xx || STM32F030xC */
mbed_official 392:2b59412bb664 313 }
mbed_official 392:2b59412bb664 314 break;
mbed_official 392:2b59412bb664 315 default: /* HSI used as system clock */
mbed_official 392:2b59412bb664 316 SystemCoreClock = HSI_VALUE;
mbed_official 392:2b59412bb664 317 break;
mbed_official 392:2b59412bb664 318 }
mbed_official 392:2b59412bb664 319 /* Compute HCLK clock frequency ----------------*/
mbed_official 392:2b59412bb664 320 /* Get HCLK prescaler */
mbed_official 392:2b59412bb664 321 tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
mbed_official 392:2b59412bb664 322 /* HCLK clock frequency */
mbed_official 392:2b59412bb664 323 SystemCoreClock >>= tmp;
mbed_official 392:2b59412bb664 324 }
mbed_official 392:2b59412bb664 325
mbed_official 392:2b59412bb664 326 /**
mbed_official 392:2b59412bb664 327 * @brief Configures the System clock source, PLL Multiplier and Divider factors,
mbed_official 392:2b59412bb664 328 * AHB/APBx prescalers and Flash settings
mbed_official 392:2b59412bb664 329 * @note This function should be called only once the RCC clock configuration
mbed_official 392:2b59412bb664 330 * is reset to the default reset state (done in SystemInit() function).
mbed_official 392:2b59412bb664 331 * @param None
mbed_official 392:2b59412bb664 332 * @retval None
mbed_official 392:2b59412bb664 333 */
mbed_official 392:2b59412bb664 334 void SetSysClock(void)
mbed_official 392:2b59412bb664 335 {
mbed_official 392:2b59412bb664 336 /* 1- Try to start with HSE and external clock */
mbed_official 392:2b59412bb664 337 #if USE_PLL_HSE_EXTC != 0
mbed_official 392:2b59412bb664 338 if (SetSysClock_PLL_HSE(1) == 0)
mbed_official 392:2b59412bb664 339 #endif
mbed_official 392:2b59412bb664 340 {
mbed_official 392:2b59412bb664 341 /* 2- If fail try to start with HSE and external xtal */
mbed_official 392:2b59412bb664 342 #if USE_PLL_HSE_XTAL != 0
mbed_official 392:2b59412bb664 343 if (SetSysClock_PLL_HSE(0) == 0)
mbed_official 392:2b59412bb664 344 #endif
mbed_official 392:2b59412bb664 345 {
mbed_official 392:2b59412bb664 346 /* 3- If fail start with HSI clock */
mbed_official 392:2b59412bb664 347 if (SetSysClock_PLL_HSI() == 0)
mbed_official 392:2b59412bb664 348 {
mbed_official 392:2b59412bb664 349 while(1)
mbed_official 392:2b59412bb664 350 {
mbed_official 392:2b59412bb664 351 // [TODO] Put something here to tell the user that a problem occured...
mbed_official 392:2b59412bb664 352 }
mbed_official 392:2b59412bb664 353 }
mbed_official 392:2b59412bb664 354 }
mbed_official 392:2b59412bb664 355 }
mbed_official 392:2b59412bb664 356
mbed_official 392:2b59412bb664 357 // Output clock on MCO pin(PA8) for debugging purpose
mbed_official 630:825f75ca301e 358 // HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_SYSCLK, RCC_MCO_DIV1); // 48 MHz
mbed_official 392:2b59412bb664 359 }
mbed_official 392:2b59412bb664 360
mbed_official 392:2b59412bb664 361 #if (USE_PLL_HSE_XTAL != 0) || (USE_PLL_HSE_EXTC != 0)
mbed_official 392:2b59412bb664 362 /******************************************************************************/
mbed_official 392:2b59412bb664 363 /* PLL (clocked by HSE) used as System clock source */
mbed_official 392:2b59412bb664 364 /******************************************************************************/
mbed_official 392:2b59412bb664 365 uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
mbed_official 392:2b59412bb664 366 {
mbed_official 630:825f75ca301e 367 RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
mbed_official 630:825f75ca301e 368 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
mbed_official 630:825f75ca301e 369 //Select HSI as system clock source to allow modification of the PLL configuration
mbed_official 630:825f75ca301e 370 RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
mbed_official 630:825f75ca301e 371 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
mbed_official 630:825f75ca301e 372 if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
mbed_official 630:825f75ca301e 373 {
mbed_official 630:825f75ca301e 374 return 0; // FAIL
mbed_official 630:825f75ca301e 375 }
mbed_official 392:2b59412bb664 376
mbed_official 630:825f75ca301e 377
mbed_official 392:2b59412bb664 378 // Select HSE oscillator as PLL source
mbed_official 630:825f75ca301e 379 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
mbed_official 392:2b59412bb664 380 if (bypass == 0) {
mbed_official 392:2b59412bb664 381 RCC_OscInitStruct.HSEState = RCC_HSE_ON; // External 8 MHz xtal on OSC_IN/OSC_OUT
mbed_official 392:2b59412bb664 382 } else {
mbed_official 392:2b59412bb664 383 RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS; // External 8 MHz clock on OSC_IN only
mbed_official 392:2b59412bb664 384 }
mbed_official 392:2b59412bb664 385 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
mbed_official 392:2b59412bb664 386 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
mbed_official 392:2b59412bb664 387 RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
mbed_official 392:2b59412bb664 388 RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
mbed_official 392:2b59412bb664 389 if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
mbed_official 392:2b59412bb664 390 return 0; // FAIL
mbed_official 392:2b59412bb664 391 }
mbed_official 392:2b59412bb664 392
mbed_official 392:2b59412bb664 393 // Select PLL as system clock source and configure the HCLK and PCLK1 clocks dividers
mbed_official 392:2b59412bb664 394 RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
mbed_official 392:2b59412bb664 395 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // 48 MHz
mbed_official 392:2b59412bb664 396 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; // 48 MHz
mbed_official 392:2b59412bb664 397 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; // 48 MHz
mbed_official 392:2b59412bb664 398 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
mbed_official 392:2b59412bb664 399 return 0; // FAIL
mbed_official 392:2b59412bb664 400 }
mbed_official 392:2b59412bb664 401
mbed_official 630:825f75ca301e 402 // HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_HSE, RCC_MCO_DIV2); // 8/2 = 4 MHz
mbed_official 630:825f75ca301e 403
mbed_official 392:2b59412bb664 404 return 1; // OK
mbed_official 392:2b59412bb664 405 }
mbed_official 392:2b59412bb664 406 #endif
mbed_official 392:2b59412bb664 407
mbed_official 392:2b59412bb664 408 /******************************************************************************/
mbed_official 392:2b59412bb664 409 /* PLL (clocked by HSI) used as System clock source */
mbed_official 392:2b59412bb664 410 /******************************************************************************/
mbed_official 392:2b59412bb664 411 uint8_t SetSysClock_PLL_HSI(void)
mbed_official 392:2b59412bb664 412 {
mbed_official 392:2b59412bb664 413 RCC_ClkInitTypeDef RCC_ClkInitStruct;
mbed_official 392:2b59412bb664 414 RCC_OscInitTypeDef RCC_OscInitStruct;
mbed_official 392:2b59412bb664 415
mbed_official 392:2b59412bb664 416 // Select PLLCLK = 48 MHz ((HSI 8 MHz / 2) * 12)
mbed_official 392:2b59412bb664 417 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
mbed_official 630:825f75ca301e 418 RCC_OscInitStruct.HSIState = RCC_HSI_ON;
mbed_official 392:2b59412bb664 419 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
mbed_official 392:2b59412bb664 420 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI; // HSI div 2
mbed_official 392:2b59412bb664 421 RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
mbed_official 392:2b59412bb664 422 RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
mbed_official 392:2b59412bb664 423 if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
mbed_official 392:2b59412bb664 424 return 0; // FAIL
mbed_official 392:2b59412bb664 425 }
mbed_official 392:2b59412bb664 426
mbed_official 392:2b59412bb664 427 // Select PLL as system clock source and configure the HCLK and PCLK1 clocks dividers
mbed_official 392:2b59412bb664 428 RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
mbed_official 392:2b59412bb664 429 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // 48 MHz
mbed_official 392:2b59412bb664 430 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; // 48 MHz
mbed_official 392:2b59412bb664 431 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; // 48 MHz
mbed_official 392:2b59412bb664 432 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
mbed_official 392:2b59412bb664 433 return 0; // FAIL
mbed_official 392:2b59412bb664 434 }
mbed_official 392:2b59412bb664 435
mbed_official 630:825f75ca301e 436 //HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_HSI, RCC_MCO_DIV4); // 8/4 = 2 MHz
mbed_official 630:825f75ca301e 437
mbed_official 392:2b59412bb664 438 return 1; // OK
mbed_official 392:2b59412bb664 439 }
mbed_official 392:2b59412bb664 440
mbed_official 392:2b59412bb664 441 /**
mbed_official 392:2b59412bb664 442 * @}
mbed_official 392:2b59412bb664 443 */
mbed_official 392:2b59412bb664 444
mbed_official 392:2b59412bb664 445 /**
mbed_official 392:2b59412bb664 446 * @}
mbed_official 392:2b59412bb664 447 */
mbed_official 392:2b59412bb664 448
mbed_official 392:2b59412bb664 449 /**
mbed_official 392:2b59412bb664 450 * @}
mbed_official 392:2b59412bb664 451 */
mbed_official 392:2b59412bb664 452
mbed_official 392:2b59412bb664 453 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
mbed_official 392:2b59412bb664 454