



Specification for Approval

PRODUCT NAME: PS11096096FR013
PRODUCT NO.: PSP27801

| |
|--------------------|
| CUSTOMER |
| |
| APPROVED BY |
| |
| DATE: |

| |
|--|
| |
| |



REVISION RECORD

| REV. | REVISION DESCRIPTION | REV. DATE | REMARK |
|------|---|--------------|-----------------------------|
| X01 | INITIAL RELEASE | 2013. 01. 25 | |
| X02 | <ul style="list-style-type: none">■ Add the information of module weight■ Add operating conditions for different luminance■ Add panel electrical specifications■ Add application circuit | 2013. 05. 08 | Page 5, 6, 7, 8, 9, 10 & 17 |
| A01 | <ul style="list-style-type: none">■ Transfer from X version■ Add the packing specification | 2013. 10. 16 | Page 21 |



CONTENTS

| ITEM | PAGE |
|---|------|
| 1. SCOPE | 4 |
| 2. WARRANTY | 4 |
| 3. FEATURES | 4 |
| 4. MECHANICAL DATA | 5 |
| 5. MAXIMUM RATINGS | 6 |
| 6. ELECTRICAL CHARACTERISTICS | 8 |
| 6.1 D.C ELECTRICAL CHARACTERISTICS | |
| 6.2 ELECTRO-OPTICAL CHARACTERISTICS | |
| 7. INTERFACE | 11 |
| 7.1 FUNCTION BLOCK DIAGRAM | |
| 7.2 PANEL LAYOUT DIAGRAM | |
| 7.3 PIN ASSIGNMENTS | |
| 7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP | |
| 7.5 INTERFACE TIMING CHART | |
| 8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT | 16 |
| 8.1 POWER ON / OFF SEQUENCE | |
| 8.2 APPLICATION CIRCUIT | |
| 8.3 COMMAND TABLE | |
| 9. RELIABILITY TEST CONDITIONS | 18 |
| 10. EXTERNAL DIMENSION | 19 |
| 11. PACKING SPECIFICATION | 21 |
| 12. APPENDIXES | 22 |



1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by P&S

This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

P&S warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). P&S is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, P&S is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : 262K color and 65K colors
- Panel matrix : 96x96
- Driver IC : SSD1351
- Excellent quick response time.
- Extremely thin thickness for best mechanism design : 1.227mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- 8/16-bit 8080-series Parallel Interface, Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.



4. MECHANICAL DATA

| NO | ITEM | SPECIFICATION | UNIT |
|----|-------------------|---------------------------------|-----------------|
| 1 | Dot Matrix | 96 (W) x (RxGxB) x 96 (H) | dot |
| 2 | Dot Size | 0.045 (W) x 0.19 (H) | mm ² |
| 3 | Dot Pitch | 0.07 (W) x 0.21 (H) | mm ² |
| 4 | Aperture Rate | 58 | % |
| 5 | Active Area | 20.135 (W) x 20.14 (H) | mm ² |
| 6 | Panel Size | 25.8 (W) x 30.1 (H) | mm ² |
| 7 | Panel Thickness | 1.02 ± 0.1 | mm |
| 8 | Module Size | 25.8 (W) x 48.1 (H) x 1.227 (D) | mm ³ |
| 9 | Diagonal A/A size | 1.12 | inch |
| 10 | Module Weight | 1.89 ± 10% | gram |

* Panel thickness includes substrate glass, cover glass and UV glue thickness.



5. MAXIMUM RATINGS

| ITEM | MIN | MAX | UNIT | Condition | Remark |
|-----------------------------|--------|-----|------------------|--|-------------------|
| Supply Voltage (V_{Cl}) | -0.3 | 4 | V | $T_a = 25^\circ\text{C}$ | IC maximum rating |
| Supply Voltage (V_{cc}) | 10 | 21 | V | $T_a = 25^\circ\text{C}$ | IC maximum rating |
| Operating Temp. | -40 | 70 | $^\circ\text{C}$ | | |
| Storage Temp | -40 | 85 | $^\circ\text{C}$ | | |
| Humidity | - | 85 | % | | |
| Life Time | 10,000 | - | Hrs | 100 cd/m ² , 50% checkerboard | Note (1) |
| Life Time | 13,000 | - | Hrs | 80 cd/m ² , 50% checkerboard | Note (2) |
| Life Time | 16,000 | - | Hrs | 60 cd/m ² , 50% checkerboard | Note (3) |

Note:

(A) Under $V_{cc} = 15\text{V}$, $T_a = 25^\circ\text{C}$, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 100 cd/m² :

- Master contrast setting : 0x0e
- Blue contrast setting : 0x75
- Green contrast setting : 0x42
- Red contrast setting : 0x49
- Frame rate : 105Hz
- Duty setting : 1/96

(2) Setting of 80 cd/m² :

- Master contrast setting : 0x0c
- Blue contrast setting : 0x6b
- Green contrast setting : 0x3c
- Red contrast setting : 0x42
- Frame rate : 105Hz
- Duty setting : 1/96



(3) Setting of 60 cd/m² :

- Master contrast setting : 0x09
- Blue contrast setting : 0x68
- Green contrast setting : 0x3b
- Red contrast setting : 0x40
- Frame rate : 105Hz
- Duty setting : 1/96



6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETERS | TEST CONDITION | MIN | TYP | MAX | UNIT |
|------------|---|------------------------|--------------------|------|--------------------|---------|
| V_{CC} | Analog power supply (for OLED panel) | | 14.5 | 15 | 15.5 | V |
| V_{CI} | Digital power supply | | 2.4 | 2.8 | 3.5 | V |
| V_{DDIO} | I/O voltage power supply | | 1.65 | 1.8 | V_{CI} | V |
| I_{DD} | $V_{CI} = V_{DDIO} = 3.5V$, $V_{CC} = 16V$, External $V_{DD} = 2.6V$, Display ON, No panel attached, contrast = FF | | | 170 | 190 | μA |
| I_{DDIO} | $V_{CI} = V_{DDIO} = 3.5V$, $V_{CC} = 16V$, Display ON, No panel attached, contrast = FF | External VDD = 2.6V | | 0.5 | 10 | μA |
| | | Internal VDD | | 0.5 | 10 | μA |
| I_{CI} | $V_{CI} = V_{DDIO} = 3.5V$, $V_{CC} = 16V$, Display ON, No panel attached, contrast = FF | External VDD = 2.6V | - | 60 | 70 | μA |
| | | Internal VDD | | 255 | 280 | μA |
| I_{CC} | $V_{CI} = V_{DDIO} = 3.5V$, $V_{CC} = 16V$, Display ON, No panel attached, contrast = FF | External VDD = 2.6V | - | 1.15 | 1.26 | mA |
| | | Internal VDD | | 1.15 | 1.26 | mA |
| V_{IH} | Hi logic input level | | 0.8* V_{DDIO} | - | V_{DDIO} | V |
| V_{IL} | Low logic input level | | 0 | - | 0.2* V_{DDIO} | V |
| V_{OH} | Hi logic output level | | 0.9* V_{DDIO} | - | V_{DDIO} | V |
| V_{OL} | Low logic output level | | 0 | - | 0.1* V_{DDIO} | V |
| I_{SEG} | Segment Output Current Setting $V_{CC} = 16V$ at $I_{REF} = 12.5\mu A$ | Contrast=FF | - | 200 | - | μA |
| | | Contrast=7F | - | 100 | - | μA |
| | | Contrast=3F | - | 50 | - | μA |



6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

| PARAMETER | MIN | TYP. | MAX | UNITS | COMMENTS |
|--------------------------------|--------|------|-------|-------------------|-----------------------------------|
| Normal mode current | | 16 | 18 | mA | All pixels on (1) |
| Standby mode current | | 6.5 | 8.5 | mA | Standby mode 10% pixels on (2) |
| Normal mode power consumption | | 240 | 270 | mW | All pixels on (1) |
| Standby mode power consumption | | 97.5 | 127.5 | mW | Standby mode 10% pixels on (2) |
| Normal mode Luminance | 60 | 80 | | cd/m ² | Display Average |
| Standby mode Luminance | | 20 | | cd/m ² | |
| CIE _x (White) | 0.24 | 0.28 | 0.32 | | x, y (CIE 1931) |
| CIE _y (White) | 0.28 | 0.32 | 0.36 | | |
| CIE _x (Red) | 0.62 | 0.66 | 0.70 | | |
| CIE _y (Red) | 0.29 | 0.33 | 0.37 | | |
| CIE _x (Green) | 0.26 | 0.30 | 0.34 | | |
| CIE _y (Green) | 0.59 | 0.63 | 0.67 | | |
| CIE _x (Blue) | 0.10 | 0.14 | 0.18 | | |
| CIE _y (Blue) | 0.14 | 0.18 | 0.22 | | |
| Dark Room Contrast | 2000:1 | | | | |
| Viewing Angle | 160 | | | degree | |
| Response Time | | 10 | | μs | |

(1) Normal mode condition :

- Driving Voltage : 15V
- Master contrast setting : 0x0c
- Blue contrast setting : 0x6b
- Green contrast setting : 0x3c
- Red contrast setting : 0x42
- Frame rate : 105Hz
- Duty setting : 1/96




(2) Standby mode condition :


- Driving Voltage : 15V
- Master contrast setting : 0x04
- Blue contrast setting : 0x61
- Green contrast setting : 0x38
- Red contrast setting : 0x3b
- Frame rate : 105Hz
- Duty setting : 1/96

7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM





7.3 PIN ASSIGNMENTS

| PIN NO | PIN NAME | DESCRIPTION |
|--------|----------|--|
| 1 | NC | Not Connected. |
| 2 | VLSS | Analog system ground pin. |
| 3 | VCC | Power supply for panel driving voltage. |
| 4 | VCI | Low voltage power supply VCI must always be equal to or higher than VDD and VDDIO. |
| 5 | VDD | Power supply pin for core logic operation. |
| 6 | IREF | A resistor should be connected between this pin and VSS. |
| 7 | RES# | This pin is reset signal input. |
| 8 | D/C# | This pin is Data/Command control pin connecting to the MCU. |
| 9 | CS# | This pin is the chip select input connecting to the MCU. |
| 10 | BS1 | MCU bus interface selection pins. |
| 11 | BS0 | |
| 12 | R/W# | This pin is read / write control input pin connecting to the MCU interface. |
| 13 | E/RD# | This pin is MCU interface input. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin E(RD#) must be connected to VSS. |
| | | |
| 14 | D0 | These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. (Except for D2 pin in SPI mode) |
| 15 | D1 | |
| 16 | D2 | |
| 17 | D3 | |
| 18 | D4 | |
| 19 | D5 | |
| 20 | D6 | |
| 21 | D7 | |
| 22 | D8 | |
| 23 | D9 | |
| 24 | D10 | |
| 25 | D11 | |
| 26 | D12 | |
| 27 | D13 | |



| | | |
|----|-------|---|
| 28 | D14 | |
| 29 | D15 | |
| 30 | VSL | This is segment voltage reference pin. External VSL is set as default. This pin has to connect with resistor and diode to ground. (Details depend on application) |
| 31 | VDDIO | Power supply for interface logic level. |
| 32 | VCOMH | A capacitor should be connected between this pin and VSS. |
| 33 | VCC | Power supply for panel driving voltage. |
| 34 | VSS | Ground pin |



7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128 x 128 x 18bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.

262k Color Depth Graphic Display Data RAM Structure

| Segment Address | Normal | 0 | | | 1 | | | 2 | | | 126 | 127 | | | |
|-----------------|----------|-----|----|-------------------------|-----|----|----|-------|-------|-------|-----|-----|----|---------------|--------|
| | Remapped | 127 | | | 126 | | | 125 | | | 1 | 0 | | | |
| Color | | A | B | C | A | B | C | A | | | C | A | B | C | |
| Common Address | Data | A5 | B5 | C5 | A5 | B5 | C5 | A5 | | | C5 | A5 | B5 | C5 | |
| | Format | A4 | B4 | C4 | A4 | B4 | C4 | A4 | | | C4 | A4 | B4 | C4 | |
| | A3 | B3 | C3 | A3 | B3 | C3 | A3 | | | C3 | A3 | B3 | C3 | | |
| | A2 | B2 | C2 | A2 | B2 | C2 | A2 | | | C2 | A2 | B2 | C2 | | |
| | A1 | B1 | C1 | A1 | B1 | C1 | A1 | | | C1 | A1 | B1 | C1 | | |
| | A0 | B0 | C0 | A0 | B0 | C0 | A0 | | | C0 | A0 | B0 | C0 | | |
| Normal | Remapped | | | | | | | | | | | | | Common output | |
| 0 | 127 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM0 |
| 1 | 126 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM1 |
| 2 | 125 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM2 |
| 3 | 124 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM3 |
| 4 | 123 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM4 |
| 5 | 122 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM5 |
| 6 | 121 | 6 | 6 | no of bits in this cell | | | 6 | 6 | | | 6 | 6 | 6 | 6 | COM6 |
| 7 | 120 | | | | | | | | | | 6 | 6 | 6 | 6 | COM7 |
| : | : | : | : | : | : | : | : | : | | | : | : | : | : | : |
| : | : | : | : | : | : | : | : | : | | | : | : | : | : | : |
| : | : | : | : | : | : | : | : | : | | | : | : | : | : | : |
| 123 | 4 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | : |
| 124 | 3 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM124 |
| 125 | 2 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM125 |
| 126 | 1 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM126 |
| 127 | 0 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | | 6 | 6 | 6 | 6 | COM127 |

| | | | | | | | | | | | | | |
|-----------|-----|-----|-----|-----|-----|-----|-----|-------|-------|-------|-------|-------|-------|
| SEGoutput | SA0 | SB0 | SC0 | SA1 | SB1 | SC1 | SA2 | | | SC126 | SA127 | SB127 | SC127 |
|-----------|-----|-----|-----|-----|-----|-----|-----|-------|-------|-------|-------|-------|-------|



7.5 INTERFACE TIMING CHART

8080-Series MCU Parallel Interface Timing Characteristics

($V_{DD} - V_{SS} = 2.4$ to $2.6V$, $V_{DDIO} = 1.65V$, $V_{CI} = 2.8V$, $T_A = 25^\circ C$)

| Symbol | Parameter | Min | Typ | Max | Unit |
|-------------|--------------------------------------|-----|-----|-----|------|
| t_{CYCLE} | Clock Cycle Time | 300 | - | - | ns |
| t_{AS} | Address Setup Time | 10 | - | - | ns |
| t_{AH} | Address Hold Time | 0 | - | - | ns |
| t_{DSW} | Write Data Setup Time | 40 | - | - | ns |
| t_{DHW} | Write Data Hold Time | 7 | - | - | ns |
| t_{DHR} | Read Data Hold Time | 20 | - | - | ns |
| t_{OH} | Output Disable Time | - | - | 70 | ns |
| t_{ACC} | Access Time | - | - | 140 | ns |
| $t_{PWL R}$ | Read Low Time | 150 | - | - | ns |
| $t_{PWL W}$ | Write Low Time | 60 | - | - | ns |
| $t_{PWH R}$ | Read High Time | 60 | - | - | ns |
| $t_{PWH W}$ | Write High Time | 60 | - | - | ns |
| t_R | Rise Time | - | - | 15 | ns |
| t_F | Fall Time | - | - | 15 | ns |
| t_{CS} | Chip select setup time | 0 | - | - | ns |
| t_{CSH} | Chip select hold time to read signal | 0 | - | - | ns |
| t_{CSF} | Chip select hold time | 20 | - | - | ns |

8080-series MCU parallel interface characteristics



Note

(1) when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead; when 18 bit used: D[17:0] instead.


8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1351


Power ON sequence:

1. Power ON V_{CI} , V_{DDIO} .
2. After V_{CI} , V_{DDIO} become stable, set wait time at least 1ms (t_0) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 2us (t_1)⁽⁴⁾ and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least 2us (t_2). Then Power ON V_{CC} .⁽¹⁾
4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(t_{AF}).



Power OFF sequence:

1. Send command AEh for display OFF.
2. Power OFF V_{CC} .^{(1), (2)}
3. Wait for t_{OFF} . Power OFF V_{CI} , V_{DDIO} . (where Minimum $t_{OFF}=80ms$ ⁽³⁾, Typical $t_{OFF}=100ms$)




Note:

- (1) Since an ESD protection circuit is connected between V_{CI} , V_{DDIO} and V_{CC} , V_{CC} becomes lower than V_{CI} whenever V_{CI} , V_{DDIO} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in Figure
- (2) V_{CC} should be kept float (disable) when it is OFF.
- (3) V_{CI} , V_{DDIO} should not be Power OFF before V_{CC} Power OFF.
- (4) The register values are reset after t_1 .
- (5) Power pins (V_{CI} , V_{DDIO} and V_{CC}) can never be pulled to ground under any circumstance.



8.2 APPLICATION CIRCUIT



Recommend components :

C1 、 C2 、 C4 : 1uF/16V(0805)

C3 、 C5 : 4.7uF/35V (Tantalum type) or VISHAY (572D475X0025A2T)

Riref : 1M ohm 1% (0603)

RD : 50 ohm 1/4W

D1 、 D2 : RB480K (ROHM)

This circuit is designed for 16bit 8080 interface.

8.3 COMMAND TABLE

Refer to SSD1351 IC Spec.

9. RELIABILITY TEST CONDITIONS


| No. | Items | Specification | Quantity |
|-----|---|--|----------|
| 1 | High temp. (Non-operation) | 85 °C, 240hrs | 5 |
| 2 | High temp. (Operation) | 70 °C, 120hrs | 5 |
| 3 | Low temp. (Operation) | -40 °C, 120hrs | 5 |
| 4 | High temp. / High humidity (Operation) | 65 °C, 90%RH, 96hrs | 5 |
| 5 | Thermal shock (Non-operation) | -40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 20 cycles | 5 |
| 6 | Vibration | Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z | 1 Carton |
| 7 | Drop | Height: 120cm Sequence : 1 angle 、 3 edges and 6 faces Cycles: 1 | 1 Carton |
| 8 | ESD (Non-operation) | Air discharge model, ±8kV, 10 times | 5 |

Test and measurement conditions


1. All measurements shall not be started until the specimens attain to temperature stability.
2. All-pixels-on is used as operation test pattern.
3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

1. The function test is OK.
2. No observable defects.
3. Luminance: > 50% of initial value.
4. Current consumption: within \pm 50% of initial value.



Suggested PCB mounting dimensions



12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

$$\text{Contrast Ratio} = \frac{\text{Luminance of all pixels on measurement}}{\text{Luminance of all pixels off measurement}}$$

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time T_r is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time T_f is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle

APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



C. ESD ON AIR DISCHARGE MODE





APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.